EE 231 Lab 4

Arithmetic Logic Unit

The heart of every computer is an Arithmetic Logic Unit (ALU). This is the part of the computer which performs arithmetic operations on numbers, e.g. addition, subtraction, etc. In this lab you will use Verilog to implement an ALU which has 10 functions. Use of the case structure will make this easy.




Figure 1: ALU Block Diagram

The ALU that you will build (see Figure 1) will perform 10 functions on 8-bit inputs as on Table 1. **Please make sure you use the same variable name as the ones used in this lab.** Don't make your own. The ALU will generate an 8-bit result (result), a one bit carry (C), and a one bit zero-bit (Z). To select which of the 10 functions to implement you will use ALU_CTL as the selection lines.

ALU_CTL	Mnemonic	Description
	LOAD	(Load DATA into RESULT)
		DATA => RESULT
		C is a don't care
		1 → Z if RESULT == 0, 0 → Z otherwise
	ADDA	(Add DATA to ACCA)
		ACCA + DATA => RESULT
		C is carry from addition
		1 → Z if RESULT == 0, 0 → Z otherwise
	SUBA	(Subtract DATA from ACCA)
		ACCA - DATA => RESULT
		C is borrow from subtraction
		$1 \rightarrow Z$ if RESULT == 0, $0 \rightarrow Z$ otherwise
	ANDA	(Logical AND DATA with ACCA)
		ACCA & DATA => RESULT
		C is a don't care
		$1 \rightarrow Z$ if RESULT == 0, $0 \rightarrow Z$ otherwise
	ORAA	(Logical OR DATA WITH ACCA)
		ACCA DATA => RESULT
		C is a don't care
		$1 \rightarrow Z$ if RESULT == 0, $0 \rightarrow Z$ otherwise
	COMA	(Compliment of ACCA)
		$\overline{ACCA} => RESULT$
		1 → C
		$1 \rightarrow Z$ if RESULT == 0, $0 \rightarrow Z$ otherwise
	INCA	(Increment ACCA by 1)
		ACCA + 1 = RESULT
		C is a don't care
		$1 \rightarrow \text{if RESULT} == 0, 0 \rightarrow Z \text{ otherwise}$
	LSRA	(Logical shift right of ACCA)
	Lorer	Shift all bits of ACCA one place to the right:
		0 → RESULT[7], ACCA[7:1] → RESULT[6:0]
		ACCA[0] → C
		$1 \rightarrow Z$ if RESULT == 0, $0 \rightarrow Z$ otherwise
	LSLA	(Logical shift left of ACCA)
	LIJLA	Shift all bits of ACCA one place to the left:
		0 → RESULT[0], ACCA[6:0] → RESULT[7:1]
		ACCA[7] → C
		$1 \rightarrow Z$ if RESULT == 0, 0 \rightarrow Z otherwise
	ASRA	(Arithmetic shift right of ACCA)
	ASIA	Shift all bits of ACCA one place to the right:
		ACCA[0] → RESULT[7], ACCA[7:1] → RESULT[6:0]
		$ACCA[0] \rightarrow C$
		$1 \rightarrow Z$ if RESULT == 0, $0 \rightarrow Z$ otherwise

Table 1: ALU functions

1. Lab

1.1. Write a Verilog program based off of your code written in the Prelab to implement the ALU.

- 1.2. Design the ALU using Verilog. **Make sure you deal with any unused bit combinations of the ALU_CTL lines.**
- 1.3. Simulate the ALU and test different combinations of DATA and ACCA. The simulation can also be done with the Logic Analyzer.
- 1.4. Program your ALU code into your FPGA.
- 1.5. Create another program that will call your ALU module. In this module, have ACCA and DATA as external inputs as well as ALU_CTL. Output your results on two 7-segment displays (the pinout for the GPIO-0 is shown in Figure 2).




Figure 2: Pinout for GPIO-0 expansion area for the DE0-NANO

3. Supplementary Material: Verilog

3.1 Parameters

Parameters are constants and not variables: parameter num = 8;

3.2 Operators

3.2.1 ? : Construct

assign y = sel?a:b;

if *sel* is true, then *y* is assigned to *a*, else it is assigned *b*.

3.2.2 Concatenation

```
In Verilog it is possible to concatenate bits using \{\}: \{a, b, c, a, b, c\} is equivalent to: \{2\{a, b, c\}\}
```

3.2.3 Comparison Operators

assign y = a > b?a:b; assign y if a > b and assign it to b otherwise. Table 2 shows a list of comparison operators.

Table 2: Comparison Operators

Operator	Description
>	Greater than
<	Less than
>=	Greater than or equal to
<=	Less than or equal to
==	Equality
===	Equality including x and z
!=	Inequality
!==	Inequality including x and z

[•]For == and != the result is x, if either operand contains an x or z.

[•]Evaluation is performed left to right.

•x if any of the operand has unknown x bits

3.2.4 Logical Operators

Table 3: Logical Operators

Operator	Description
!	Logical negation
&&	Logical AND
- II	Logical OR

3.2.5 Binary Arithmetic Operators

Table 4: Binary Arithmetic Operators

Operator	Description
+	Addition
-	Subtraction
*	Multiplication
/	Division (truncates any fractional part)
%	equality

3.2.6 Unary Arithmetic Operators

Table 5: Unary Arithmetic Operators

Operator	Description
_	Change the sign of the operand

3.2.7 Bitwise Operators

Table 6: Bitwise Operators

Operator	Description
~	Bitwise negation
&	Bitwise AND
	Bitwise OR
~&	Bitwise NAND
~	Bitwise NOR
~^ or ^~ (equivalent)	

3.2.8 Unary Reduction Operators: Produce a single bit result by applying the operator to all of the bits of the operand.

Table 7: Unary Arithmetic Operators

Operator	Description
~	Bitwise negation
&	Bitwise AND
	Bitwise OR
~&	Bitwise NAND
~	Bitwise NOR
~^ or ^~ (equivalent)	

3.2.9 Shift Operators

Table 8: Shift Operators

Operator	Description
<<	Left shift
>>	Right shift

- •Left operand is shifted by the number of bit positions given by the right operand.
- •Zeros are used to fill vacated bit positions.

3.2.10 Operator Precedence Rule

Table 9: Precedence Rules

!,~	Highest Precedence
*,/,%	
+,-	
<<,>>	
<,<=,>,>=	
++,!=,===,!==	
&	
^,^~	
&&	
?:	Lowest Precedence

Program 1: Example of an 8-bit Adder

wire[7:0] sum, a, b; wire cin, cout;

assign{cout, sum} = a + b + cin;