

- **More on addressing modes.**
- **9S12 cycles and execution time.**
- **AS12 Assembler Directives**
- **Huang, Sections 1.6 through 1.10**
 - Using X and Y registers as pointers
 - How to tell which branch instruction to use
 - How to hand assemble a program
 - Number of cycles and time taken to execute an 9S12 program

The HCS12 has 6 addressing modes

Most of the HC12's instructions access data in memory

There are several ways for the HC12 to determine which address to access

Effective Address:

Memory address used by instruction

ADDRESSING MODE:

How the HC12 calculates the effective address

HC12 ADDRESSING MODES:

INH Inherent

IMM Immediate

DIR Direct

EXT Extended

REL Relative (used only with branch instructions)

IDX Indexed (won't study indirect indexed mode)

Using X and Y as Pointers

- Registers X and Y are often used to point to data.
- To initialize pointer use

```
ldx #table
```

not

```
ldx table
```

- For example, the following loads the address of table (\$2000) into X; i.e., X will point to table:

```
ldx #table ; Address of table => X
```

The following puts the first two bytes of table (\$0C7A) into X. X will not point to table:

```
ldx table ; First two bytes of table => X
```

- To step through table, need to increment pointer after use

```
    ldaa 0,x
    inx
or
    ldaa 1,x+
```

table

0C
7A
D5
00
61
62
63
64

```
    org $2000
table: dc.b 12,122,-43,0
       dc.b 'a','b','c','d'
```

Which branch instruction should you use?

Branch if A > B
Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0,
so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0,
so 0xFF < 0x00

Using unsigned numbers: BHI (checks C bit of CCR)

Using signed numbers: BGT (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit

Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the org statement, which shows where the first byte of the program will go into memory.
(E.g., org \$2000 will put the first instruction at address \$2000.)
2. Look at the first instruction. Determine the addressing mode used.
(E.g., ldab #10 uses IMM mode.)

3. Look up the instruction in the HCS12 Core Users Guide, find the appropriate Addressing Mode, and the Object Code for that addressing mode.

(E.g., ldab IMM has object code C6 ii.)

- Table 5.1 of the Core Users Guide has a concise summary of the instructions, addressing modes, op-codes, and cycles.

4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary.

(E.g., ldab #10 becomes C6 0A.)

5. Add the number of bytes of this instruction to the address of the instruction to determine

the address of the next instruction.

(E.g., \$2000 + 2 = \$2002 will be the starting address of the next instruction.)

```
org $2000
ldab #10
loop: clra
dbne b,loop
swi
```

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
LBMi rel16	Long branch if minus if N=1, then (PC)+4+rel ₁₆ PC	REL	10 20 03 ??	0000 (branch) 0000 (no branch)	00000000
LBNE rel16	Long branch if not equal to 0 if Z=0, then (PC)+4+rel ₁₆ PC	REL	10 24 03 ??	0000 (branch) 0000 (no branch)	00000000
LBPL rel16	Long branch if plus if N=0, then (PC)+4+rel ₁₆ PC	REL	10 2A 03 ??	0000 (branch) 0000 (no branch)	00000000
LBRA rel16	Long branch always	REL	10 20 03 ??	0000	00000000
LBRA rel16	Long branch never	REL	10 21 03 ??	0000	00000000
LBVC rel16	Long branch if V clear if V=0, then (PC)+4+rel ₁₆ PC	REL	10 28 03 ??	0000 (branch) 0000 (no branch)	00000000
LBVS rel16	Long branch if V set if V=1, then (PC)+4+rel ₁₆ PC	REL	10 29 03 ??	0000 (branch) 0000 (no branch)	00000000
LDA #opr16 LDA opr16 LDA opr16,xysspc LDA opr16,xysspc LDA [D,xysspc] LDA [opr16,xysspc]	Load A (M) ₁₆ →A or imm→A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDXZ]	00 11 00 dd 00 bb 11 00 ab 00 ab ff 00 ab ff ff 00 ab 00 ab ff ff	0 =0E =00 =0E =00 =0FF =1E+0E =1E+0E	00000000
LDB #opr16 LDB opr16 LDB opr16,xysspc LDB opr16,xysspc LDB [D,xysspc] LDB [opr16,xysspc]	Load B (M) ₁₆ →B or imm→B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDXZ]	00 11 00 dd 00 bb 11 00 ab 00 ab ff 00 ab ff ff 00 ab 00 ab ff ff	0 =0E =00 =0E =00 =0FF =1E+0E =1E+0E	00000000
LDD #opr16 LDD opr16 LDD opr16,xysspc LDD opr16,xysspc LDD [D,xysspc] LDD [opr16,xysspc]	Load D (MM+1) ₁₆ →A:B or imm→A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDXZ]	00 11 kk 00 dd 00 bb 11 00 ab 00 ab ff 00 ab ff ff 00 ab 00 ab ff ff	00 =0E =00 =0E =00 =0FF =1E+0E =1E+0E	00000000
LDS #opr16 LDS opr16 LDS opr16,xysspc LDS opr16,xysspc LDS [D,xysspc] LDS [opr16,xysspc]	Load SP (M+1) ₁₆ →SP or imm→SP	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDXZ]	00 11 kk 00 dd 00 bb 11 00 ab 00 ab ff 00 ab ff ff 00 ab 00 ab ff ff	00 =0E =00 =0E =00 =0FF =1E+0E =1E+0E	00000000
LDX #opr16 LDX opr16 LDX opr16,xysspc LDX opr16,xysspc LDX [D,xysspc] LDX [opr16,xysspc]	Load X (MM+1) ₁₆ →X or imm→X	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDXZ]	00 11 kk 00 dd 00 bb 11 00 ab 00 ab ff 00 ab ff ff 00 ab 00 ab ff ff	00 =0E =00 =0E =00 =0FF =1E+0E =1E+0E	00000000
LDY #opr16 LDY opr16 LDY opr16,xysspc LDY opr16,xysspc LDY [D,xysspc] LDY [opr16,xysspc]	Load Y (MM+1) ₁₆ →Y or imm→Y	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDXZ]	00 11 kk 00 dd 00 bb 11 00 ab 00 ab ff 00 ab ff ff 00 ab 00 ab ff ff	00 =0E =00 =0E =00 =0FF =1E+0E =1E+0E	00000000

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
BRCLR opnS, mask, relS BRCLR opn16a, mask, relS BRCLR opn16, xyspac, mask, relS BRCLR opn15, xyspac, mask, relS	Branch if (bit(s)) clear; if (N) (mask byte=0), then (PC)+2+rel \Rightarrow PC	DIR EXT IDX IDX1 IDX2	4P d4 mm rr 1P h4 11 mm rr 0P xb mm rr 0P xb E4 mm rr 0P xb w4 ff mm rr	rPPP rPPPP rPPP rEPPP rEPPPP	00000000
BRV relS	Branch never	REL	21 rr	P	00000000
BRSET opnS, mask, relS BRSET opn16a, mask, relS BRSET opn16, xyspac, mask, relS BRSET opn15, xyspac, mask, relS	Branch if (bit(s)) set; if (N) (mask byte=0), then (PC)+2+rel \Rightarrow PC	DIR EXT IDX IDX1 IDX2	4P d4 mm rr 1P h4 11 mm rr 0P xb mm rr 0P xb E4 mm rr 0P xb w4 ff mm rr	rPPP rPPPP rPPP rEPPP rEPPPP	00000000
BSET opnS, mask BSET opn16a, mask BSET opn16, xyspac, mask BSET opn15, xyspac, mask	Set bit(s) in M (M) mask byte \Rightarrow M	DIR EXT IDX IDX1 IDX2	4C d4 mm 1C h4 11 mm 0C xb mm 0C xb E4 mm 0C xb w4 ff mm	rPw0 rPwP rPw0 rEPPW rEPPPW	00000000
BSR relS	Branch to subroutine; (SP) \leftarrow SP; RTN $_n$, RTN $_1 \Rightarrow$ M $_{SP+M_{SP+1}}$; (PC)+2+rel \Rightarrow PC	REL	07 rr	rPPP	00000000
BVC relS	Branch if V clear; if V=0, then (PC)+2+rel \Rightarrow PC	REL	20 rr	rPP (branch) P (no branch)	00000000
BVS relS	Branch if V set; if V=1, then (PC)+2+rel \Rightarrow PC	REL	20 rr	rPP (branch) P (no branch)	00000000
CALL opn16a, page CALL opn16, xyspac, page CALL opn15, xyspac, page CALL [D, xyspac] CALL [opn16, xyspac]	Call subroutine in expanded memory (SP) \leftarrow SP; RTN $_n$, RTN $_1 \Rightarrow$ M $_{SP+M_{SP+1}}$; (SP) \leftarrow PPAGE; (PPG) \Rightarrow M $_{PP}$; pp \Rightarrow PPAGE register; subroutine address \Rightarrow PC	EXT IDX IDX1 IDX2 [D, CX] [DXZ]	4A h4 11 pg 4P xb pg 4P xb E4 pg 4P xb w4 ff pg 4P xb 4P xb w4 ff	gnwPPP gnwPPP gnwPPP EpgnEPPP E1gnEPPP E1gnEPPP	00000000
CBA	Compare A to B; (A)-(B)	INH	10 17	00	00000000
CLC Same as ANDCC #5FE	Clear C bit	IMM	10 FE	P	00000000
CLISame as ANDCC #5EF	Clear I bit	IMM	10 EF	P	00000000
CLR opn16a CLR opn16, xyspac CLR opn15, xyspac CLR [D, xyspac] CLR [opn16, xyspac] CLRA CLRB	Clear M; 000 \Rightarrow M Clear A; 000 \Rightarrow A Clear B; 000 \Rightarrow B	EXT IDX IDX1 IDX2 [D, CX] [DXZ] INH INH	7P h4 11 0P xb 0P xb E4 0P xb w4 ff 0P xb 0P xb w4 ff 07 07	Pw0 Pw Pw0 PwP P1Ev P1Pv 0 0	00000000
CLV Same as ANDCC #5FD	Clear V	IMM	10 FD	P	00000000
CMPA #opn16 CMPA opn16a CMPA opn16 CMPA opn16, xyspac CMPA opn15, xyspac CMPA [D, xyspac] CMPA [opn16, xyspac]	Compare A (A)-(M) or (A)-(Imm)	IMM DIR EXT IDX IDX1 IDX2 [D, CX] [DXZ]	01 11 01 d4 01 h4 11 A1 xb A1 xb E4 A1 xb w4 ff A1 xb A1 xb w4 ff	P rPE rPO rPE rPO rEPP E1E+PE E1P+PE	00000000
CMPB #opn16 CMPB opn16a CMPB opn16 CMPB opn16, xyspac CMPB opn15, xyspac CMPB [D, xyspac] CMPB [opn16, xyspac]	Compare B (B)-(M) or (B)-(Imm)	IMM DIR EXT IDX IDX1 IDX2 [D, CX] [DXZ]	01 11 01 d4 01 h4 11 B1 xb B1 xb E4 B1 xb w4 ff B1 xb B1 xb w4 ff	P rPE rPO rPE rPO rEPP E1E+PE E1P+PE	00000000

DBNE Decrement and Branch if Not Equal to Zero DBNE

Operation (counter) - 1 ⇒ counter
 If (counter) not = 0, then (PC) + \$0003 + rel ⇒ PC

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (-256 to +255) from the address following the last byte of object code in the instruction.

CCR

Effects

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE <i>addr,sp, rel</i>	REL (9-bit)	04 1b rr	PPP (branch) PPC (no branch)

Source Form	Postbyte ¹	Object Code	Counter Register	Offset
DBNE A, <i>rel</i>	0010 X000	04 20 rr	A	Positive
DBNE B, <i>rel</i>	0010 X001	04 21 rr	B	
DBNE D, <i>rel</i>	0010 X100	04 24 rr	D	
DBNE X, <i>rel</i>	0010 X101	04 25 rr	X	
DBNE Y, <i>rel</i>	0010 X110	04 26 rr	Y	
DBNE SP, <i>rel</i>	0010 X111	04 27 rr	SP	
DBNE A, <i>rel</i>	0011 X000	04 30 rr	A	Negative
DBNE B, <i>rel</i>	0011 X001	04 31 rr	B	
DBNE D, <i>rel</i>	0011 X100	04 34 rr	D	
DBNE X, <i>rel</i>	0011 X101	04 35 rr	X	
DBNE Y, <i>rel</i>	0011 X110	04 36 rr	Y	
DBNE SP, <i>rel</i>	0011 X111	04 37 rr	SP	

NOTES:
 1. Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit; bit 3 is not used; bits 2:1:0 select the counter register.

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
STY <i>opri</i> STY <i>opri</i> STY <i>opri</i> , <i>xy</i> <i>spcc</i> STY <i>opri</i> , <i>xy</i> <i>spcc</i> STY <i>opri</i> , <i>xy</i> <i>spcc</i> STY [<i>opri</i> , <i>xy</i> <i>spcd</i>] STY [<i>opri</i> , <i>xy</i> <i>spcd</i>]	Store Y (Y ₁ :Y ₀) ₁₆ →M[M+1]	DIR EXT IDX IDX1 IDX2 [D/IDX] [DX2]	00 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	FW FW FW FW FW FW FW	00000000
SUBA# <i>opri</i> SUBA <i>opri</i> SUBA <i>opri</i> SUBA <i>opri</i> , <i>xy</i> <i>spcc</i> SUBA <i>opri</i> , <i>xy</i> <i>spcc</i> SUBA <i>opri</i> , <i>xy</i> <i>spcc</i> SUBA [<i>opri</i> , <i>xy</i> <i>spcd</i>] SUBA [<i>opri</i> , <i>xy</i> <i>spcd</i>]	Subtract from A (A)←M→A or (A)←imm→A	IMM DIR EXT IDX IDX1 IDX2 [D/IDX] [DX2]	00 11 00 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	W W W W W W W W	00000000
SUBB# <i>opri</i> SUBB <i>opri</i> SUBB <i>opri</i> SUBB <i>opri</i> , <i>xy</i> <i>spcc</i> SUBB <i>opri</i> , <i>xy</i> <i>spcc</i> SUBB <i>opri</i> , <i>xy</i> <i>spcc</i> SUBB [<i>opri</i> , <i>xy</i> <i>spcd</i>] SUBB [<i>opri</i> , <i>xy</i> <i>spcd</i>]	Subtract from B (B)←M→B or (B)←imm→B	IMM DIR EXT IDX IDX1 IDX2 [D/IDX] [DX2]	00 11 00 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	W W W W W W W W	00000000
SUBD# <i>opri</i> SUBD <i>opri</i> SUBD <i>opri</i> SUBD <i>opri</i> , <i>xy</i> <i>spcc</i> SUBD <i>opri</i> , <i>xy</i> <i>spcc</i> SUBD <i>opri</i> , <i>xy</i> <i>spcc</i> SUBD [<i>opri</i> , <i>xy</i> <i>spcd</i>] SUBD [<i>opri</i> , <i>xy</i> <i>spcd</i>]	Subtract from D (A:B)←M[M+1]→A:B or (A:B)←imm→A:B	IMM DIR EXT IDX IDX1 IDX2 [D/IDX] [DX2]	00 11 00 00 00 00 00 11 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	W W W W W W W W	00000000
SWI	Software Interrupt: (SP)←2→SP RTN ₁ :RTN ₀ →M _{SP} :M _{SP+1} (SP)←2→SP; (Y ₁ :Y ₀) ₁₆ →M _{SP} :M _{SP+1} (SP)←2→SP; (X ₁ :X ₀) ₁₆ →M _{SP} :M _{SP+1} (SP)←2→SP; (B:A) ₁₆ →M _{SP} :M _{SP+1} (SP)←1→SP; (CCR) ₁₆ →M _{SP} :1→ (SWI vector)→PC	INH	1P	WSP00000P*	00000000
*The CPU also uses WSP00000P for hardware interrupts and unimplemented opcode traps.					
TAB	Transfer A to B; (A)→B	INH	10 00	W	00000000
TAP	Transfer A to CCR; (A)→CCR Assembled as TFR A, CCR	INH	07 02	W	00000000
TBA	Transfer B to A; (B)→A	INH	10 0P	W	00000000
TBEQ <i>abcd</i> <i>ysp</i> , <i>rel</i> <i>S</i>	Test and branch if equal to 0 if (counter)≠0, then (PC)←2+ <i>rel</i> →PC (S-bit)	REL	04 15 <i>rrr</i>	FW (branch) FW (no branch)	00000000
TBL <i>opri</i> , <i>xy</i> <i>spcc</i>	Table lookup and interpolate. 8-bit (M+1)(B)×(M+1)→M ₁₆ →A	IDX	10 10 <i>zb</i>	00 00 00	00000000
TBNE <i>abcd</i> <i>ysp</i> , <i>rel</i> <i>S</i>	Test and branch if not equal to 0 if (counter)≠0, then (PC)←2+ <i>rel</i> →PC (S-bit)	REL	04 15 <i>rrr</i>	FW (branch) FW (no branch)	00000000
TFR <i>abcd</i> <i>ysp</i> , <i>abcd</i> <i>ysp</i>	Transfer from register to register (r ₁) ₁₆ →(r ₂) ₁₆ +8-bit; (r ₂ +16-bit) (r ₁) ₁₆ →(r ₂) ₁₆ +16-bit; (r ₂ +8-bit)	INH	07 <i>ab</i>	W or W	00000000 or 00000000
TPA Same as TFR CCR, A	Transfer CCR to A; (CCR)→A	INH	07 20	W	00000000

68HC12 Cycles

- 68HC12 works on 48 MHz clock
- A processor cycle takes 2 clock cycles – P clock is 24 MHz
- Each processor cycle takes 41.7 ns (1/24 μs) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Core Users Guide.
 - For example, LDAA using the IMM addressing mode shows one CPU cycle (of type P).
 - LDAA using the EXT addressing mode shows three CPU cycles (of type rPf).
 - Section A.27 of the Core Users Guide explains what the HCS12 is doing during each of the different types of CPU cycles.

2000		org \$2000	; Inst	Mode	Cycles
2000	c6 0a	ldab #10	; LDAB	(IMM)	1
2002	87	loop: clra	; CLRA	(INH)	1
2003	04 31 fc	dbne b,loop	; DBNE	(REL)	3
2006	3f	swi	; SWI		9

The program executes the ldab #10 instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \text{ } \mu\text{s}$$

LDAB

Load B

LDAB

Operation (M) ⇒ B
or
imm ⇒ B

Loads B with either the value in M or an immediate value.

CCR

Effects	S	X	H	I	N	Z	V	C
	-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set, cleared otherwise

Z: Set if result is \$00, cleared otherwise

V: Cleared

Code and

CPU

Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #qpr#l	IMM	C6 11	D
LDAB qpr#s	DIR	D6 dd	rPE
LDAB qpr#s	EXT	F6 hh 11	rPO
LDAB qpr#2,xyppc	IDX	E6 xb	rPE
LDAB qpr#2,xyppc	IDX1	E6 xb ff	rPO
LDAB qpr#6,xyppc	IDX2	E6 xb ee ff	rPP
LDAB [D,xyppc]	[IDX]	E6 xb	rPP
LDAB [qpr#6,xyppc]	[IDX2]	E6 xb ee ff	rPP

HC12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

HC12 Instructions

Flow Charts

Assembler Directives

- In order to write an assembly language program it is necessary to use assembler directives.
- These are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- All of the assembler directives can be found in [as12.html](#) on the EE 308 home page.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
equ	Give a value to a symbol	len: equ 100
org	Set starting value of location counter where code or data will go	org \$1000
dc[.size]	Allocate and initialize storage for variables. Size can be b (byte) or w (two bytes) If no size is specified, b is used	var: dc.b 2,18
ds[.size]	Allocate specified number of storage spaces. size is the same as for dc directive	table: ds.w 10
fcc	Encodes a string of ASCII characters. The first character is the delimiter. The string terminates at the next occurrence of the delimiter	table: fcc "Hello"

Using labels in assembly programs

A label is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives dc and ds:

```
    org    $2000
table1: dc.b  $23,$17,$f2,$a3,$56
table2: ds.b   5
var:    dc.w   $43af
```

The as12 assembler produces a listing file (.lst) and a symbol file (.sym). Here is the listing file from the assembler:

```
as12, an absolute assembler for Motorola MCU's, version 1.2e

2000                                org    $2000
2000 23 17 f2 a3 56      table1:  dc.b  $23,$17,$f2,$a3,$56
2005                                table2:  ds.b  5
200a 43 af              var:    dc.w  $43af

Executed: Sat Jan 06 13:19:23 2007
Total cycles: 0, Total bytes: 7
Total errors: 0, Total warnings: 0
```

Note that table1 is a name with the value of \$2000, the value of the location counter defined in the org directive. Five bytes of data are defined by the dc.b directive, so the location counter is increased from \$2000 to \$2005. table2 is a name with the value of \$2005. Five bytes of data are set aside for table2 by the ds.b 5 directive. The as12 assembler initialized these five bytes of data to all zeros. var is a name with the value of \$200a, the first location after table2.