- The 9S12 A/D converter
- Huang Section 12.3-12.4
- ATD\_10B8C Block User Guide

### **Analog/Digital Converters**

• A 10-bit A/D converter is used to convert an input voltage. The reference voltages are  $V_{RL} = 0V$  and  $V_{RH} = 5V$ .

- What is the quantization level of the A/D converter?

 $\Delta V = (V_{RH} - V_{RL})/2^{b} = 4.88 \text{ mV}$ 

• If the value read from the A/D converter is 0x15A, what is the input voltage?

 $Vin = V_{RL} + [(V_{RH} - V_{RL})/2^{b}] * ADvalue = 0 V + 4.88 mV \times 346 = 1.6894 V$ 

- The HCS12 has two 10-bit A/D converters (ATD0 and ATD1).
  - Each A/D converter has an 8-channel analog mulitplexer in front of it, so each channel can convert 8 analog inputs (but not at exactly the same time).
- ATD0 uses the eight bits of Port AD0, called PAD00 through PAD07
  - Ports AD0 and AD1 of ATD0 are used by DBug-12 at startup to determine whether to execute DBug-12, or to run code from EEPROM of the bootloader.

• ATD1 uses the eight bits of Port AD1, called PAD08 through PAD15 (<u>9S12DT256DGV3.pdf</u>)

# The HCS12 Analog/Digital Converter

- We will discuss only ATD0. ATD1 is identical.
- ATD0 is an eight-channel 10-bit A/D converter. – The A/D converter can also be used in 8-bit mode.
- There are eight inputs to the A/D converter.
- The inputs are fed through a multiplexer to the single A/D converter.
- There are inputs on the HCS12 for the reference voltages  $V_{RL}$  and  $V_{RH}$ 
  - In normal operation  $V_{RL} = 0$  V and  $V_{RH} = 5$  V.
  - You must have  $V_{SS} \le V_{RL} < V_{RH} \le V_{DD}$ .
  - The accuracy of the A/D converter is guaranteed only for  $V_{RH} V_{RL} = 5$  V.

• When using the A/D converter, you can choose between performing single or continuous conversion on a single channel or multiple channels.


• The AD conversion results are stored in the registers ATD0DR0 through ATD0DR7 - You can choose whether to have the results left-justified or right justified.

• To program the HCS12 A/D converter you need to set up the A/D control registers ATD0CTL2, ATD0CTL3, ATD0CTL4 and ATD0CTL5


• The registers ATD0CTL0 and ATD0CTL1 are used for factory test, and not used in normal operation.

- When the AD converter is not used, Port AD0 can be used for general purpose input
  - Register ATD0DIEN is used to set up Port AD0 pins for use as a general purpose inputs.
  - The values on the pins are read from PORTAD0.

MULT = 0



MULT = 1



Several channels. Starting channel determined by CCCB CA 1 to 8 conversions, number determined by S1C, S2C, S4C, S8C

ATD0CTL2	ADPU	AFFC	ASWAI	ETRIGLE	ETRIG	LP 0	ASCIE	ASCIF
ATD0CTL3	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0
ATD0CTL4	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0
ATD0CTL5	DJM	DSGN	SCAN	MULT	0	CC	CB	CA

ATD0CTL2	ADPU	AFEC	ASWAI	FTRIGI F	FTRIGI P	0	ASCIE	ASCIE
TIDUCIL2	TIDI U	11110	110 111	LIKIOLL	LINGEL	0	ABCIL	noon

To Use A/D Converter:

ADPU = 1 (Power up A/D)

ETRIGLE	ETRIGP	External Trigger
0	0	Falling edge
0	1	Rising edge
1	0	Low level
1	1	High level

 $ASCIE = 0 \implies$  disables ATD interrupt

ASCIE = 1 => enables ATD interrupt on sequence complete (ASCIF = 1)

ASCIF = 0 => no ATD interrupt occurred ASCIF = 1 => ATD sequence complete

ATD0CTL3	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0

S8C, S4C, S2C, S1C: Number of conversions per sequence: 0001 -- 0111 (1 to 7)

ATD0CTL4	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0

SRES8 = 0 = > 10 Bit Mode SRES8 = 1 => 8 Bit Mode

SMP1 & SMP0: select sample time bits Always use 00 = 2 A/D conversion clock periods

SMP1	SMP0	Length of 2 <sup>nd</sup> Phase of Sample Time
0	0	2 A/D conversion clock periods
0	1	4 A/D
1	0	8 A/D
1	1	16 A/D

PRS4- PRS0 are prescaler bits to set the conversion clock frequency

PRS4 - PRS0	Total Divisor Value	Max Bus Clock	Min Bus Clock
00000	by 2	4 MHz	1 MHz
00001	by 4	8 MHz	2 MHz
00010	by 6	12 MHz	3 MHz
00011	by 8	16 MHz	4 MHz
00100	by 10	20 MHz	5 MHz
00101	by 12	24 MHz	6 MHz
00110	by 14	28 MHz	7 MHz
00111	by 16	32 MHz	8 MHz

# ATDclock=[bus clock]/(PRS+1)\*0.5

The ATD conversion frequency must be between 500 kHz and 2 MHz.

ATD0CTL5	DJM	DSGN	SCAN	MULT	0	CC	CB	CA

 $DJM = 0 \Longrightarrow$  Left justified data in the result registers

 $DJM = 1 \Rightarrow$  Right justified data in the result registers

 $DSGN = 0 \Longrightarrow Unsigned data in the result registers$ 

DSGN = 1 => Signed data representation in the result registers (only for left justified)

 $SCAN = 0 \Rightarrow$  Single conversion sequence

SCAN = 1 => Convert continuously

MULT = 0 => Sample only one channel

MULT = 1 => Sample across several channels

CC	СВ	СА	Analog Input Channel
0	0	0	AN0
0	0	1	AN1
0	1	0	AN2
0	1	1	AN3
1	0	0	AN4
1	0	1	AN5
1	1	0	AN6
1	1	1	AN7

	ATD0STAT0	SCF	0	EOTRF	FIFOR	0	CC2	CC1	CC0
--	-----------	-----	---	-------	-------	---	-----	-----	-----

SCF Flag is set after a sequence of conversions is complete The SCF Flag is cleared when ATD0CTL5 is written, or by writing a 1 to the SCF bit

After writing to ATD0CTL5, SCF flag cleared and conversions start

## Using the HCS12 A/D converter

- 1. Power up A/D Converter (ADPU = 1 in ATD0CTL2)
- 2. Select number of conversions per sequence (S8C S4C S2C S1C in ATD0CTL3) S8C S4C S2C S1C = 0001 to 0111 for 1 to 7 conversions S8C S4C S2C S1C = 0000 or 1xxx for 8 conversions
- 3. Set up ATD0CTL4
  - For 8-bit mode write 0x85 to ATD0CTL4
  - For 10-bit mode write 0x05 to ATD0CTL4
  - Other values of ATD0CTL4 either will not work or will result in slower A/D conversion rates

# 4. Select DJM in ATD0CTL5

- (a)  $DJM = 0 \Longrightarrow$  Left justified data in the result registers
- (b) DJM = 1 => Right justified data in the result registers

#### 5. Select DSGN in ATD0CTL5

- (a)  $DSGN = 0 \Longrightarrow Unsigned data representation in the result register$
- (b) DSGN = 1 => Signed data representation in the result register

The Available Result Data Formats are shown in the following table:

SRES8	DJM	DSGN	RESULT DATA FORMAT	
1	0	0	8-bit/left justified/unsigned – Bits 15-8	
1	0	1	8-bit/left justified/signed – Bits 15-8	
1	1	X	8-bit/right justified/unsigned – Bits 7-0	
0	0	0	10-bit/left justified/unsigned – Bits 15-6	
0	0	1	10-bit/left justified/signed – Bits 15-6	
0	1	Х	10-bit/right justified/unsigned – Bits 9-0	

6. Select MULT in ATD0CTL5:

- MULT = 0: Convert one channel the specified number of times
- Choose channel to convert with CC, CB, CA of ATD0CTL5.
- MULT = 1: Convert across several channels. CC, CB, CA of ATD0CTL is the first channel to be converted.

7. Select SCAN in ATD0CTL5:

• SCAN = 0: Convert one sequence, then stop

• SCAN = 1: Convert continuously

8. After writing to ATD0CTL5, the A/D converter starts, and the SCF bit is cleared. After a sequence of conversions is completed, the SCF flag in ATD0STAT0 is set.

• You can read the results in ATD0DRx.

9. If SCAN = 0, you need to write to ATD0CTL5 to start a new sequence. If SCAN = 1, the conversions continue automatically, and you can read new values in ADRx.

10. To get an interrupt after the sequence of conversions are completed, set ASCIE bit of ATD0CTL2. After the sequence of conversions, the ASCIF bit in ATD0CTL2 will be set, and an interrupt will be generated.

11. On HCS12 EVBU, AD0 channels 0 and 1 are used to determine start-up program (D-Bug12, EEPROM or bootloader). Do not use AD0 channels 0 or 1 unless absolutely necessary (if you need more than 14 A/D channels).

12.

$$\begin{split} ATD0DRx =& (V_{in} - V_{RL})/(V_{RH} - V_{RL}) \times 1024 \\ Normally, V_{RL} = 0 \ V, \ \text{and} \ V_{RH} = 5 \ V, \ \text{so} \\ ATD0DRx =& V_{in}/5 \ V \times 1024 \end{split}$$


Example:  $ATD0DR0 = 448 \implies V_{in} = 2.19 V$ 

13. To use 10-bit result, set ATD0CTL4 = 0x05 (Gives 2 MHz AD clock with 24 MHz bus clock, 10-bit mode).

14. You can get more accuracy by averaging multiple conversions. If you need only one channel, set MULT = 0, set S8C, S4C, S2C, S1C, bits for eight conversions, then average all eight result registers. The following assumes the data was right justified:

int avg;

avg = (ATD0DR0 + ATD0DR1ATD0DR2 + ATD0DR3 ATD0DR4 + ATD0DR5 ATD0DR6 + ATD0DR7) >> 3;



A sinusoidal signal with Gaussian noise embedded in it, and an averaged signal

```
/* Read temperature from PAD4. Turn on heater if temp too low,
* turn off heater if temp too high. Heater connected to Bit 0
* of Port A.
*/
#include "hcs12.h"
#define TRUE 1
#define SET POINT 72 /* Temp at which to turn heater on or off */
main()
{
ATDOCTL2 = 0x80; /* Power up A/D, no interrupts */
ATDOCTL3 = 0x00; /* Do eight conversions */
ATDOCTL4 = 0x85; /* 8-bit mode */
ATDOCTL5 = 0xA4; /* 1 0 1 0 0 1 0 0
                  | | | | | | | / / /
                  . . . .
                             1 - I
                           \___ Bit 4 of Port AD
                  MULT = 0 => one channel only
                  1 1
                     1
                        Scan = 1 => continuous
                  1.1
                     1
                      DSGN = 0 => unsigned
                  1
                            DJM = 1 => right justified
                  ١
                  */
DDRA = 0xff; /* Make Port A output */
PORTA = 0x00; /* Turn off heater */
while (TRUE)
   {
       if (ATD0DR0 > SET POINT)
          PORTA \&= \sim 0 \times 0 \overline{1};
       else
          PORTA |= 0x01;
   }
}
```

```
/* Convert signals on Channels AD08 through AD15
* Set up for 10-bit, multi-channel, mod
* Do one set of scans
* Save values in variables
*/
#include "hcs12.h"
main()
{
unsigned int ch[8]; /* Variable to hold result */
ATD1CTL2 = 0x80; /* Power up A/D, no interrupts */
ATD1CTL3 = 0x40; /* Do eight conversions */
ATD1CTL4 = 0x05; /* 10-bit mode, 7 us/conversion */
ATD1CTL5 = 0x92; /* 1 0 0 1 0 0 1 0
                   I = I = I
                             1

    First channel = 2
    MULT = 1 => multiple channels
    CONU = 0 => one set of convers

                   | | | | \rangle
                   SCAN = 0 => one set of conversions
                            DSGN = 0 => unsigned
                   ١
                              DJM = 1 => right justified
 while ((ATD1STAT0 & 0x80) == 0 ) ; /* Wait for sequence to finish */
 ch[0] = ATD1DR0;
 ch[1] = ATD1DR1;
 ch[2] = ATD1DR2;
 ch[3] = ATD1DR3;
ch[4] = ATD1DR4;
ch[5] = ATD1DR5;
ch[6] = ATD1DR6;
ch[7] = ATD1DR7;
}
```