- Addition and Subtraction of Hexadecimal Numbers
- Simple assembly language programming
- Huang, Section 2.2
- HC12 Addressing Modes
- Huang, Sections 1.6 and 1.7
- The N, Z, C and V bits of the Condition Code Register (CCR)
- Addition and Subtraction of Hex numbers
- Simple 9S12 programs
- Hex code generated from a simple 9S12 program
- Things you need to know for 9S12 assembly language programming
- HC12 Addressing Modes
- Inherent, Extended, Direct, Immediate, Indexed, and Relative Modes
- Summary of 9S12 Addressing Modes

Addition and Subtraction of Hexadecimal Numbers
Setting the C (Carry), V (Overflow), N (Negative) and Z (Zero) bits
How the C, V, N and Z bits of the CCR are changed
Condition Code Register Bits N, Z, V, C
$\mathbf{N}$ bit is set if result of operation in negative ( $\mathrm{MSB}=1$ )
$\mathbf{Z}$ bit is set if result of operation is zero (All bits $=0$ )
$\mathbf{V}$ bit is set if operation produced an overflow
C bit is set if operation produced a carry (borrow on subtraction)
Note: Not all instructions change these bits of the CCR

## Addition of Hexadecimal Numbers

C bit set when result does not fit in word
$\mathbf{V}$ bit set when $\mathrm{P}+\mathrm{P}=\mathrm{N}, \mathrm{N}+\mathrm{N}=\mathrm{P}$
N bit set when MSB of result is 1
$\mathbf{Z}$ bit set when result is 0

| 7 A | 2 A <br> +52 <br> CC | $\frac{+52}{7 \mathrm{C}}$ | $\frac{\mathrm{AC}}{+8 \mathrm{~A}}$ |
| :--- | :---: | :---: | :---: |$\quad$| AC |
| ---: |
|  |
|  |
| $\mathbf{C}: 0$ |

## Subtraction of Hexadecimal Numbers

$\mathbf{C}$ bit set on borrow (when the magnitude of the subtrahend is greater than the minuend)
$\mathbf{V}$ bit set when $\mathrm{N}-\mathrm{P}=\mathrm{P}, \mathrm{P}-\mathrm{N}=\mathrm{N}$
$\mathbf{N}$ bit set when MSB is 1
$\mathbf{Z}$ bit set when result is 0

| 7A | 8A | 5C | 2 C |
| :---: | :---: | :---: | :---: |
| $\underline{-5 C}$ | $\underline{-5 C}$ | -8A | -72 |
| 1 E | 2 E | D2 | BA |
| C: 0 | C: 0 | C: 1 | C: 1 |
| V: 0 | V: 1 | V: 1 | V: 0 |
| $\mathrm{N}: 0$ | $\mathrm{N}: 0$ | $\mathrm{N}: 1$ | $\mathrm{N}: 1$ |
| Z: 0 | Z: 0 | Z: 0 | Z: 0 |

Simple Programs for the HCS12
A simple HCS12 program fragment

```
org $1000
ldaa $2000
asra
staa $2001
```

A simple HCS12 program with assembler directives

```
prog: equ $1000
```

data: equ $\$ 2000$
org prog
ldaa input
asra
staa result
swi
org data
input: dc.b \$07
result: ds.b 1

HCS12 Programming Model - The registers inside the HCS12 CPU the programmer needs to know about


How the HCS12 executes a simple program


A $\qquad$

Things you need to know to write HCS12 assembly language programs
HC12 Assembly Language Programming
Programming Model
HC12 Instructions

Addressing Modes
Assembler Directives

## Addressing Modes for the HCS12

- Almost all HCS12 instructions operate on memory
- The address of the data an instruction operates on is called the effective address of that instruction.
- Each instruction has information which tells the HCS12 the address of the data in memory it operates on.
- The addressing mode of the instruction tells the HCS12 how to figure out the effective address for the instruction.
- Each HCS12 instructions consists of a one or two byte op code which tells the HCS12 what to do and what addressing mode to use, followed, when necessary by one or more bytes which tell the HCS12 how to determine the effective address.
- All two-byte op codes begin with an $\$ 18$.
- For example, the LDAA instruction has 4 different op codes, one for each of the 4 different addressing modes.

```
Operation (M)=A
    or
    imm}=>\textrm{A
    Loads A with either the value in M or an immediate value.
CCR
Effects
    | S X X H
        N: Set If MSS of result is set; cleared otherwise
        Z}\mathrm{ : Set if result is $00; cleared otherwise
```

        v: Cleared
    | Code and CPU Cycles | Source Form | $\begin{gathered} \text { Address } \\ \text { Mode } \end{gathered}$ | $\begin{gathered} \text { Machine } \\ \text { Code (Hex) } \end{gathered}$ | CPU Cycles |
| :---: | :---: | :---: | :---: | :---: |
|  | LDAA \#oprsi -DAA oprsa LDAA opri6a -DAA oprod_xysppc LDAA oprx9 xysppc -DAA oprx $16, x y$ spp LDAA D $x y s p o c \mid$ LDAA [oprx16,xysppc |  | 86 ii <br> 96 dd <br> B6 hh 11 <br> A6 xb <br> A6 xb ff <br> A6 xbeefif <br> A6 xb <br> A. xb ee fif |  |

The HCS12 has 6 addressing modes
Most of the HC12's instructions access data in memory
There are several ways for the HC 12 to determine which address to access

## Effective address:

Memory address used by instruction

## Addressing mode:

How the $\mathrm{HC1} 2$ calculates the effective address
HC12 ADDRESSING MODES:
INH Inherent
IMM Immediate
DIR Direct
EXT Extended
REL Relative (used only with branch instructions)
IDX Indexed (won't study indirect indexed mode)

The Inherent (INH) addressing mode
Instructions which work only with registers inside ALU
$\mathrm{ABA} \quad ;$ Add B to $\mathrm{A}(\mathrm{A})+(\mathrm{B}) \Rightarrow \mathrm{A}$
1806
CLRA $\quad$; Clear A $0 \Rightarrow \mathrm{~A}$
87
ASRA ; Arithmetic Shift Right A
47
TSTA ; Test A (A) - 0x00 Set CCR
97
The HC12 does not access memory
There is no effective address

| $0 \times 1000$ | 18 |
| :---: | :---: |
|  | 062000 |
| 87 |  |
| 47 |  |
| 97 |  |
|  | 35 |
|  | 02 |
| $4 A$ |  |
| $C 7$ |  |

A $\square$ B
$\mathrm{x} \square$

The Extended (EXT) addressing mode
Instructions which give the 16 -bit address to be accessed
LDAA \$2000 $\quad ;(\$ 2000) \Rightarrow \mathrm{A}$

B6 2000
LDX \$2001
FE 2001
STAB \$2003
7B 2003

Effective Address: \$2000
; (\$2001:\$2002) $\Rightarrow \mathrm{X}$
Effective Address: \$2001
; $(\mathrm{B}) \Rightarrow \$ 2003$
Effective Address: \$2003

Effective address is specified by the two bytes following op code

$0 \times 1000$| B 6 |
| :---: |
| 20 |
| 00 |
| FE |
| 20 |
| 01 |
| 7 B |
| 20 |
| 03 |


$0 \times 2000$| 17 |
| :---: |
| 35 |
| 02 |
| $4 A$ |
| $C 7$ |

A

x


The Direct (DIR) addressing mode
Direct (DIR) Addressing Mode
Instructions which give 8 LSB of address ( 8 MSB all 0 )
LDAA \$20
; (\$0020) $\square \mathrm{A}$
9620
Effective Address: \$0020
STX \$21
; (X) $\square$ 0021: \$0022
5E 21
Effective Address: \$0021

8 LSB of effective address is specified by byte following op code

$0 \times 1000$| 96 |
| :---: |
| 20 |
| $5 E$ |
| 21 |


${ }_{\mathrm{A}} \square$
$\times \square$

The Immediate (IMM) addressing mode
Value to be used is part of instruction
LDAA \#\$17 ; \$17 $\Rightarrow$ A
B6 17 Effective Address: PC + 1
ADDA \#10
; A$)+\$ 0 \mathrm{~A} \Rightarrow \mathrm{~A}$
8B 0A Effective Address: PC + 1
Effective address is the address following the op code


$\mathrm{x} \square$

The Indexed (IDX) addressing mode
Effective address is obtained from X or Y register (or SP or PC)
Simple Forms
LDAA 0,X $\quad$; Use ( X ) as address to get value to put in A
A6 00
Effective address: contents of X

ADDA 5,Y $\quad ;$ Use $(\mathrm{Y})+5$ as address to get value to add to
AB 45 Effective address: contents of $Y+5$
More Complicated Forms
INC 2,X- ; Post-decrement Indexed
; Increment the number at address (X), ; then subtract 2 from X
62 3E Effective address: contents of X

| INC $4,+$ X | Pre-increment Indexed |
| ---: | :--- |
|  | $;$ Add 4 to X |
|  | $;$ then increment the number at address (X) |

6223 Effective address: contents of X + 4


## INDEXED ADDRESSING MODES

## (Does not include indirect modes)

|  | Example | Effective Addr | Offset | Value in X | Registers to use |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Constant Offset | LDAA n, x | $(\mathrm{X})+\mathrm{n}$ | 0 to FFFF | $(\mathrm{X})$ | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}, \mathrm{PC}$ |
| Constant Offset | LDAA $-\mathrm{n}, \mathrm{x}$ | $(\mathrm{X})-\mathrm{n}$ | 0 to FFFF | $(\mathrm{X})$ | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}, \mathrm{PC}$ |
| Postincrement | LDAA n, + | $(\mathrm{X})$ | 1 to 8 | $(\mathrm{X})+\mathrm{n}$ | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| Preincrement | LDAA n, +X | $(\mathrm{X})+\mathrm{n}$ | 1 to 8 | $(\mathrm{X})+\mathrm{n}$ | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| Postdecrement | LDAA $\mathrm{n}, \mathrm{X}-$ | $(\mathrm{X})$ | 1 to 8 | $(\mathrm{X})-\mathrm{n}$ | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| Predecrement | LDAA n,-X | $(\mathrm{X})-\mathrm{n}$ | 1 to 8 | $(\mathrm{X})-\mathrm{n}$ | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| ACC Offset | LDAA A,X | $(\mathrm{X})+(\mathrm{A})$ | 0 to FF | $(\mathrm{X})$ | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}, \mathrm{PC}$ |
|  | LDAA B,X | $(\mathrm{X})+(\mathrm{B})$ | 0 to FF |  |  |
|  | LDAA D,X | $(\mathrm{X})+(\mathrm{D})$ | 0 to FFFF |  |  |

## Relative (REL) Addressing Mode

The relative addressing mode is used only in branch and long branch instructions.

Branch instruction: One byte following op code specifies how far to branch Treat the offset as a signed number; add the offset to the address following the current instruction to get the address of the instruction to branch to

BRA $35 \quad \mathrm{PC}+2+0035 \Rightarrow \mathrm{PC}$
2035
BRA C7 $\quad \mathrm{PC}+2+\mathrm{C} 7 \Rightarrow \mathrm{PC}$
20 C7 $\quad \mathrm{PC}+2-39 \Rightarrow \mathrm{PC}$

Long branch instruction: Two bytes following op code specifies how far to branch Treat the offset as an unsigned number; add the offset to the address following the current instruction to get the address of the instruction to branch to

LBEQ 21A If $\mathrm{Z}==1$ then $\mathrm{PC}+4+021 \mathrm{~A} \Rightarrow \mathrm{PC}$
182702 1A If $Z==0$ then $P C+4 \Rightarrow P C$

When writing assembly language program, you don't have to calculate offset
You indicate what address you want to go to, and the assembler calculates the offset
0x1020

; Branch to instruction at address \$1030
pC $\qquad$

Summary of HCS12 addressing modes

| Name | Example | Op Code | Effective Address |
| :---: | :---: | :---: | :---: |
| INH Inherent | ABA | 1806 | None |
| IMM Immediate | LDAA \#\$35 | 8635 | $\mathrm{PC}+1$ |
| DIR Direct | LDAA \$35 | 9635 | 0x0035 |
| EXT Extended | LDAA \$2035 | B6 2035 | 0x2035 |
| IDX Indexed | LDAA 3,X | A6 03 | X+3 |
| IDX Indexed Postincrement | LDAA 3, ${ }^{+}$ | A6 32 | $\mathrm{X}(\mathrm{X}+3 \Rightarrow \mathrm{X})$ |
| IDX Indexed Preincrement | LDAA 3,+X | A6 22 | $\mathrm{X}+3(\mathrm{X}+3 \Rightarrow \mathrm{X})$ |
| IDX Indexed Postdecrement | LDAA 3,X- | A6 3D | $\mathrm{X}(\mathrm{X}-3 \Rightarrow \mathrm{X})$ |
| IDX Indexed Predecrement | LDAA 3,-X | A6 2D | $\mathrm{X}-3(\mathrm{X}-3 \Rightarrow \mathrm{X})$ |
| REL Relative | BRA \$1050 LBRA \$1F00 | $\begin{aligned} & 2023 \\ & 18200 \mathrm{E} \text { CF } \\ & \hline \end{aligned}$ | PC+2+Offset PC+4+Offset |

## A few instructions have two effective addresses:

- MOVB \$2000, $\mathbf{\$ 3 0 0 0}$ moves byte from address $\$ 2000$ to $\$ 3000$
- MOVW 0,X,0,Y moves word from address pointed to by X to address pointed to by Y

