

- **HC12 Addressing Modes**
- **Instruction coding and execution**
  - Inherent, Extended, Direct, Immediate, Indexed, and Relative Modes
  - Summary of MC9S12 Addressing Modes
  - Using X and Y registers as pointers
  - How to tell which branch instruction to use
  - How to hand assemble a program
  - Number of cycles and time taken to execute an MC9S12 program

**The HCS12 has 6 addressing modes**

Most of the HC12's instructions access data in memory  
There are several ways for the HC12 to determine which address to access

**Effective address:**

Memory address used by instruction

**Addressing mode:**

How the HC12 calculates the effective address

**HC12 ADDRESSING MODES:**

INH Inherent

IMM Immediate

DIR Direct

EXT Extended

REL Relative (used only with branch instructions)

IDX Indexed (won't study indirect indexed mode)

**The Inherent (INH) addressing mode**

Instructions which work only with registers inside ALU

ABA ; Add B to A  $(A) + (B) \rightarrow A$   
18 06


CLRA ; Clear A  $0 \rightarrow A$   
87

ASRA ; Arithmetic Shift Right A  
47

TSTA ; Test A  $(A) - 0x00$  Set CCR  
97

The HC12 does not access memory

There is no effective address



**The Extended (EXT) addressing mode**


Instructions which give the 16-bit address to be accessed

LDAA \$1000 ; (\$1000) → A  
**B6 10 00** Effective Address: \$1000

LDX \$1001 ; (\$1001:\$1002) → X  
**FE 10 01** Effective Address: \$1001

STAB \$1003 ; (B) → \$1003  
**7B 10 03** Effective Address: \$1003

**Effective address is specified by the two bytes following op code**



**The Direct (DIR) addressing mode**


Direct (DIR) Addressing Mode

Instructions which give 8 LSB of address (8 MSB all 0)

LDAA \$20 ; (\$0020) → A  
**96 20** Effective Address: \$0020

STX \$21 ; (X) → \$0021:\$0022  
**5E 21** Effective Address: \$0021

8 LSB of effective address is specified by byte following op code




**The Immediate (IMM) addressing mode**

Value to be used is part of instruction

LDAA #\$17 ; \$17 → A  
**B6 17** Effective Address: PC + 1

ADDA #10 ; (A) + \$0A → A  
**8B 0A** Effective Address: PC + 1

Effective address is the address following the op code



**The Indexed (IDX, IDX1, IDX2) addressing mode**

Effective address is obtained from X or Y register (or SP or PC)

Simple Forms


LDAA 0,X ; Use (X) as address to get value to put in A  
**A6 00** Effective address: contents of X

ADDA 5,Y ; Use (Y) + 5 as address to get value to add to  
**AB 45** Effective address: contents of Y + 5

More Complicated Forms

INC 2,X- ; Post-decrement Indexed  
; Increment the number at address (X),  
; then subtract 2 from X  
**62 3E** Effective address: contents of X

INC 4,+X ; Pre-increment Indexed  
; Add 4 to X  
; then increment the number at address (X)  
**62 23** Effective address: contents of X + 4



**Table 3-1. M68HC12 Addressing Mode Summary**

Addressing Mode	Source Format	Abbreviation	Description
Inherent	<b>INST</b> (no externally supplied operands)	INH	Operands (if any) are in CPU registers
Immediate	<b>INST #opr8i</b> or <b>INST #opr16i</b>	IMM	Operand is included in instruction stream 8- or 16-bit size implied by context
Direct	<b>INST opr8a</b>	DIR	Operand is the lower 8 bits of an address in the range \$0000-\$00FF
Extended	<b>INST opr16a</b>	EXT	Operand is a 16-bit address
Relative	<b>INST rel8</b> or <b>INST rel16</b>	REL	An 8-bit or 16-bit relative offset from the current pc is supplied in the instruction
Indexed (5-bit offset)	<b>INST oprx5,xysp</b>	IDX	5-bit signed constant offset from X, Y, SP, or PC
Indexed (pre-decrement)	<b>INST oprx3,-xys</b>	IDX	Auto pre-decrement x, y, or sp by 1 - 8
Indexed (pre-increment)	<b>INST oprx3,+xys</b>	IDX	Auto pre-increment x, y, or sp by 1 - 8
Indexed (post-decrement)	<b>INST oprx3,xys-</b>	IDX	Auto post-decrement x, y, or sp by 1 - 8
Indexed (post-increment)	<b>INST oprx3,xys+</b>	IDX	Auto post-increment x, y, or sp by 1 - 8
Indexed (accumulator offset)	<b>INST abd,xysp</b>	IDX	Indexed with 8-bit (A or B) or 16-bit (D) accumulator offset from X, Y, SP, or PC
Indexed (9-bit offset)	<b>INST oprx9,xysp</b>	IDX1	9-bit signed constant offset from X, Y, SP, or PC (lower 8 bits of offset in one extension byte)
Indexed (16-bit offset)	<b>INST oprx16,xysp</b>	IDX2	16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (16-bit offset)	<b>INST [oprx16,xysp]</b>	[IDX2]	Pointer to operand is found at... 16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (D accumulator offset)	<b>INST [D,xysp]</b>	[D,IDX]	Pointer to operand is found at... X, Y, SP, or PC plus the value in D

**Different types of indexed addressing modes**  
(Note: We will not discuss indirect indexed mode)

**INDEXED ADDRESSING MODES**  
(Does not include indirect modes)

	Example	Effective Address	Offset	Value in X After Done	Registers To Use
Constant Offset	LDA n, X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	LDA -n, X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postincrement	LDA n, X+	(X)	1 to 8	(X)+n	X, Y, SP
Preincrement	LDA n, +X	(X)+n	1 to 8	(X)+n	X, Y, SP
Postdecrement	LDA n, X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	LDA n, -X	(X)-n	1 to 8	(X)-n	X, Y, SP
ACC Offset	LDA A, X LDA B, X LDA D, X	(X)+(A) (X)+(B) (X)+(D)	0 to FF 0 to FF 0 to FFFF	(X)	X, Y, SP, PC

**The data books list three different types of indexed modes:**

- Table 4.2 of the **Core Users Guide** shows details
- **IDX:** One byte used to specify address
  - Called the postbyte
  - Tells which register to use
  - Tells whether to use autoincrement or autodecrement
  - Tells offset to use
- **IDX1:** Two bytes used to specify address
  - First byte called the postbyte
  - Second byte called the extension
  - Postbyte tells which register to use, and sign of offset
  - Extension tells size of offset
- **IDX2:** Three bytes used to specify address
  - First byte called the postbyte
  - Next two bytes called the extension
  - Postbyte tells which register to use
  - Extension tells size of offset



**Table 3-2. Summary of Indexed Operations**

Postbyte Code (xb)	Source Code Syntax	Comments rr; 00 = X, 01 = Y, 10 = SP, 11 = PC
rr0nnnnn	.r n,r -n,r	<b>5-bit constant offset</b> n = -16 to +15 r can specify X, Y, SP, or PC
111rr0zs	n,r -n,r	<b>Constant offset</b> (9- or 16-bit signed) z- 0 = 9-bit with sign in LSB of postbyte(s)      -256 ≤ n ≤ 255 1 = 16-bit      -32,768 ≤ n ≤ 65,535 if z = s = 1, 16-bit offset indexed-indirect (see below) r can specify X, Y, SP, or PC
111rr011	[n,r]	<b>16-bit offset indexed-indirect</b> rr can specify X, Y, SP, or PC      -32,768 ≤ n ≤ 65,535
rr1pnnnn	n,-r n,+r n,r- n,r+	<b>Auto predecrement, preincrement, postdecrement, or postincrement;</b> p = pre-(0) or post-(1), n = -8 to -1, +1 to +8 r can specify X, Y, or SP (PC not a valid choice) +8 = 0111 ... +1 = 0000 -1 = 1111 ... -8 = 1000
111rr1aa	A,r B,r D,r	<b>Accumulator offset</b> (unsigned 8-bit or 16-bit) aa-00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect r can specify X, Y, SP, or PC
111rr111	[D,r]	<b>Accumulator D offset indexed-indirect</b> r can specify X, Y, SP, or PC

Indexed addressing mode instructions use a postbyte to specify index registers (X and Y), stack pointer (SP), or program counter (PC) as the base index register and to further classify the way the effective address is formed. A special group of instructions cause this calculated effective address to be loaded into an index register for further calculations:

- Load stack pointer with effective address (LEAS)
- Load X with effective address (LEAX)
- Load Y with effective address (LEAY)

**Relative (REL) Addressing Mode**

The relative addressing mode is used only in branch and long branch instructions.

Branch instruction: One byte following op code specifies how far to branch  
Treat the offset as a signed number; add the offset to the address following the current instruction to get the address of the instruction to branch to

**BRA 20 35**     $PC + 2 + 0035 \rightarrow PC$


**BRA 20 C7**     $PC + 2 + FFC7 \rightarrow PC$   
                    $PC + 2 - 0039 \rightarrow PC$

Long branch instruction: Two bytes following op code specifies how far to branch  
Treat the offset as an unsigned number; add the offset to the address following the current instruction to get the address of the instruction to branch to

**LBEQ 18 27 02 1A**    If  $Z == 1$  then  $PC + 4 + 021A \rightarrow PC$   
                               If  $Z == 0$  then  $PC + 4 \rightarrow PC$

When writing assembly language program, you don't have to calculate offset  
You indicate what address you want to go to, and the assembler calculates the offset

0x1020        **BRA**    \$1030                                ; Branch to instruction at address \$1030



Summary of HCS12 addressing modes

**ADDRESSING MODES**

Name	Example	Op Code	Effective Address
<b>INH</b> <b>Inherent</b>	<b>ABA</b>	<b>18 06</b>	<b>None</b>
<b>IMM</b> <b>Immediate</b>	<b>LDAA #\$35</b>	<b>86 35</b>	<b>PC + 1</b>
<b>DIR</b> <b>Direct</b>	<b>LDAA \$35</b>	<b>96 35</b>	<b>0x0035</b>
<b>EXT</b> <b>Extended</b>	<b>LDAA \$2035</b>	<b>B6 20 35</b>	<b>0x2035</b>
<b>IDX</b> <b>Indexed</b>	<b>LDAA 3, X</b>	<b>A6 03</b>	<b>X + 3</b>
<b>IDX1</b>	<b>LDAA 30, X</b>	<b>A6 E0 13</b>	<b>X + 30</b>
<b>IDX2</b>	<b>LDAA 300, X</b>	<b>A6 E2 01 2C</b>	<b>X + 300</b>
<b>IDX</b> <b>Indexed Postincrement</b>	<b>LDAA 3, X+</b>	<b>A6 32</b>	<b>X (X+3 -&gt; X)</b>
<b>IDX</b> <b>Indexed Preincrement</b>	<b>LDAA 3, +X</b>	<b>A6 22</b>	<b>X+3 (X+3 -&gt; X)</b>
<b>IDX</b> <b>Indexed Postdecrement</b>	<b>LDAA 3, X-</b>	<b>A6 3D</b>	<b>X (X-3 -&gt; X)</b>
<b>IDX</b> <b>Indexed Predecrement</b>	<b>LDAA 3, -X</b>	<b>A6 2D</b>	<b>X-3 (X-3 -&gt; X)</b>
<b>REL</b> <b>Relative</b>	<b>BRA \$1050</b> <b>LBRA \$1F00</b>	<b>20 23</b> <b>18 20 0E CF</b>	<b>PC + 2 + Offset</b> <b>PC + 4 + Offset</b>

**A few instructions have two effective addresses:**

- **MOVB #\$AA,\$1C00**      Move byte 0xAA (IMM) to address \$1C00 (EXT)
- **MOVW 0,X,0,Y**        Move word from address pointed to by X (IDX) to address pointed to by Y (IDX)

**A few instructions have three effective addresses:**

- **BRSET FOO,\$03,LABEL** Branch to LABEL (REL) if bits #\$03 (IMM) of variable FOO (EXT) are set.

### Using X and Y as Pointers

- Registers X and Y are often used to point to data.

- To initialize pointer use

**ldx #table**

not

**ldx table**

- For example, the following loads the address of table (\$1000) into X; i.e., X will point to table:

**ldx #table ; Address of table  $\Rightarrow$  X**

The following puts the first two bytes of table (\$0C7A) into X. X will not point to table:

**ldx table ; First two bytes of table  $\Rightarrow$  X**

- To step through table, need to increment pointer after use

**ldaa 0,x**

**inx**

or

**ldaa 1,x+**

	Data	Address
table	0C	\$1000
	7A	\$1001
	D5	\$1002
	00	\$1003
	61	\$1004
	62	\$1005
	63	\$1006
	64	\$1007

```

table:  org    $1000
        dc.b  12,122,-43,0
        dc.b  'a'
        dc.b  'b'
        dc.b  'c'
        dc.b  'd'

```

**Which branch instruction should you use?**

Branch if  $A > B$

Is  $0xFF > 0x00$ ?

If unsigned,  $0xFF = 255$  and  $0x00 = 0$ ,  
so  $0xFF > 0x00$

If signed,  $0xFF = -1$  and  $0x00 = 0$ ,  
so  $0xFF < 0x00$

Using unsigned numbers: **BHI** (checks C bit of CCR)  
Branch if Higher (*if  $C + Z = 0$* ) (*unsigned*)

Using signed numbers: **BGT** (checks V bit of CCR)  
Branch if Greater Than (*if  $Z + (N \oplus V) = 0$* ) (*signed*)

For unsigned numbers, use branch instructions which check C bit  
For signed numbers, use branch instructions which check V bit

### **Hand Assembling a Program**

To hand-assemble a program, do the following:

1. Start with the **org** statement, which shows where the first byte of the program will go into memory.

(e.g., **org \$2000** will put the first instruction at address **\$2000**.)

2. Look at the first instruction. Determine the addressing mode used.

(e.g., **ldab #10** uses IMM mode.)

3. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode.

(e.g., **ldab IMM** has object code **C6 ii**.)

**Table 5.1 of S12CPUV2 Reference Manual** has a concise summary of the instructions, addressing modes, op-codes, and cycles.

4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary.

(e.g., **ldab #10** becomes **C6 0A**.)

5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction.

(e.g., **\$2000 + 2 = \$2002** will be the starting address of the next instruction.)

```
org $2000
ldab #10
loop: clra
      dbne b,loop
      swi
```

**Table A-1. Instruction Set Summary (Sheet 7 of 14)**

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
				HCS12	M68HC12		
LBGIT <i>rel16</i>	Long Branch if Greater Than (if Z + (N ⊕ V) = 0) (signed)	REL	18 2E qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBHI <i>rel16</i>	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBHS <i>rel16</i>	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBLE <i>rel16</i>	Long Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	18 2F qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBLO <i>rel16</i>	Long Branch if Lower (if C = 1) (unsigned) same function as LBCCS	REL	18 25 qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBSL <i>rel16</i>	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBLT <i>rel16</i>	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBMI <i>rel16</i>	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBNE <i>rel16</i>	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBPL <i>rel16</i>	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBRA <i>rel16</i>	Long Branch Always (if 1=1)	REL	18 20 qq rr	OPPP	OPPP	----	----
LBPN <i>rel16</i>	Long Branch Never (if 1=0)	REL	18 21 qq rr	OPPO	OPPO	----	----
LBVC <i>rel16</i>	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LBVS <i>rel16</i>	Long Branch if Overflow Bit Set (if V=1)	REL	18 29 qq rr	OPPP/OPPO <sup>1</sup>	OPPP/OPPO <sup>1</sup>	----	----
LDAA <i>oprr8</i> LDAA <i>oprl8a</i> LDAA <i>oprl8e</i> LDAA <i>oprd8_xysp</i> LDAA <i>oprd8_yysp</i> LDAA <i>oprr16_xysp</i> LDAA <i>[D_xysp]</i> LDAA <i>[oprr16_xysp]</i>	(M) → A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 11 96 dd 86 hh 11 A6 xb A6 xb ff A6 xb ee ff A6 xb ee ff	P rPF rPO rPF rPO frPP fIFrPF fIFrPF	P rPF rPO rPF rPO frPP fIFrPF fIFrPF	----	AA0-
LDAB <i>oprr8</i> LDAB <i>oprl8a</i> LDAB <i>oprl8e</i> LDAB <i>oprd8_xysp</i> LDAB <i>oprd8_yysp</i> LDAB <i>oprr16_xysp</i> LDAB <i>[D_xysp]</i> LDAB <i>[oprr16_xysp]</i>	(M) → B Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 11 D6 dd F6 hh 11 B6 xb B6 xb ff B6 xb ee ff B6 xb ee ff	P rPF rPO rPF rPO frPP fIFrPF fIFrPF	P rPF rPO rPF rPO frPP fIFrPF fIFrPF	----	AA0-
LDD <i>oprr16</i> LDD <i>oprl8a</i> LDD <i>oprl8e</i> LDD <i>oprd8_xysp</i> LDD <i>oprd8_yysp</i> LDD <i>oprr16_xysp</i> LDD <i>[D_xysp]</i> LDD <i>[oprr16_xysp]</i>	(M,M+1) → A,B Load Double Accumulator D (A,B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC hh 11 8C xb 8C xb ff 8C xb ee ff 8C xb ee ff	PO RPF RPO RPF RPO frPP fIFrPF fIFrPF	OP RPF RPO RPF RPO frPP fIFrPF fIFrPF	----	AA0-

Note 1. OPPPOPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

LDS <i>oprr16</i> LDS <i>oprl8a</i> LDS <i>oprl8e</i> LDS <i>oprd8_xysp</i> LDS <i>oprd8_yysp</i> LDS <i>oprr16_xysp</i> LDS <i>[D_xysp]</i> LDS <i>[oprr16_xysp]</i>	(M,M+1) → SP Load Stack Pointer	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CF jj kk DF dd FF hh 11 EF xb EF xb ff EF xb ee ff EF xb ee ff	PO RPF RPO RPF RPO frPP fIFrPF fIFrPF	OP RPF RPO RPF RPO frPP fIFrPF fIFrPF	----	AA0-
LDX <i>oprr16</i> LDX <i>oprl8a</i> LDX <i>oprl8e</i> LDX <i>oprd8_xysp</i> LDX <i>oprd8_yysp</i> LDX <i>oprr16_xysp</i> LDX <i>[D_xysp]</i> LDX <i>[oprr16_xysp]</i>	(M,M+1) → X Load Index Register X	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CE jj kk DE dd FE hh 11 EE xb EE xb ff EE xb ee ff EE xb ee ff	PO RPF RPO RPF RPO frPP fIFrPF fIFrPF	OP RPF RPO RPF RPO frPP fIFrPF fIFrPF	----	AA0-



**Table A-1. Instruction Set Summary (Sheet 3 of 14)**

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		SXHI	NZVC
				HCS12	M68HC12		
BLS <i>relB</i>	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	PPP/P <sup>2</sup>	PPP/P <sup>2</sup>	----	----
BLT <i>relB</i>	Branch if Less Than (if N ⊕ V = 1) (signed)	REL	2D rr	PPP/P <sup>2</sup>	PPP/P <sup>2</sup>	----	----
BMI <i>relB</i>	Branch if Minus (if N = 1)	REL	2B rr	PPP/P <sup>2</sup>	PPP/P <sup>2</sup>	----	----
BNE <i>relB</i>	Branch if Not Equal (if Z = 0)	REL	26 rr	PPP/P <sup>2</sup>	PPP/P <sup>2</sup>	----	----
BPL <i>relB</i>	Branch if Plus (if N = 0)	REL	2A rr	PPP/P <sup>2</sup>	PPP/P <sup>2</sup>	----	----
BRA <i>relB</i>	Branch Always (if 1 = 1)	REL	20 rr	PPP	PPP	----	----
BACLR <i>opri6a, mskB, relB</i> BACLR <i>opri6a, mskB, relB</i> BACLR <i>opri0_xysp, mskB, relB</i> BACLR <i>opri6_xysp, mskB, relB</i> BACLR <i>opri6_xysp, mskB, relB</i> BACLR <i>opri6_xysp, mskB, relB</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh ll mm rr 0F xb mm rr 0F xb ff mm rr 0F xb aa ff mm rr	rPPP rPPP rPPP rPPP rPPP	rPPP rPPP rPPP rPPP rPPP	----	----
BRN <i>relB</i>	Branch Never (if 1 = 0)	REL	21 rr	P	P	----	----
BRSET <i>opri6, mskB, relB</i> BRSET <i>opri6a, mskB, relB</i> BRSET <i>opri0_xysp, mskB, relB</i> BRSET <i>opri6_xysp, mskB, relB</i> BRSET <i>opri6_xysp, mskB, relB</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh ll mm rr 0E xb mm rr 0E xb ff mm rr 0E xb aa ff mm rr	rPPP rPPP rPPP rPPP rPPP	rPPP rPPP rPPP rPPP rPPP	----	----
BSET <i>opri6, mskB</i> BSET <i>opri6a, mskB</i> BSET <i>opri0_xysp, mskB</i> BSET <i>opri6_xysp, mskB</i> BSET <i>opri6_xysp, mskB</i>	(M) + (mm) → M Set Bit(s) in Memory	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh ll mm 0C xb mm 0C xb ff mm 0C xb aa ff mm	rPw rPw rPw rPw rPw	rPw rPw rPw rPw rPw	----	AA0-
BSR <i>relB</i>	(SP) - 2 → SP; RTN <sub>L</sub> , RTN <sub>L</sub> → M <sub>(SP)</sub> , M <sub>(SP+1)</sub> Subroutine address → PC Branch to Subroutine	REL	07 rr	PPP	PPPS	----	----
BVC <i>relB</i>	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	PPP/P <sup>2</sup>	PPP/P <sup>2</sup>	----	----
BVS <i>relB</i>	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	PPP/P <sup>2</sup>	PPP/P <sup>2</sup>	----	----
CALL <i>opri6a, page</i> CALL <i>opri0_xysp, page</i> CALL <i>opri6_xysp, page</i> CALL <i>opri6_xysp, page</i> CALL [D, <i>xyisp</i> ] CALL [ <i>opri6, xyisp</i> ]	(SP) - 2 → SP; RTN <sub>L</sub> , RTN <sub>L</sub> → M <sub>(SP)</sub> , M <sub>(SP+1)</sub> (SP) - 1 → SP; (PPG) → M <sub>(SP)</sub> pg → PPAGE register; Program address → PC  Call subroutine in extended memory (Program may be located on another expansion memory page.)  Indirect modes get program address and new pg value based on pointer.	EXT IDX IDX1 IDX2	4A hh ll pg 4B xb pg 4B xb ff pg 4B xb aa ff pg	gnSPPPP gnSPPPP gnSPPPP gnSPPPP	gnfSPPPP gnfSPPPP gnfSPPPP gnfSPPPP	----	----
CBA	(A) - (B) Compare 8-Bit Accumulators	INH	18 17	OO	OO	----	AAAA
CLC	0 → C Translates to ANDCC #SFE	IMM	10 FE	P	P	----	---0
CLI	0 → I Translates to ANDCC #SEF (enables I-bit interrupts)	IMM	10 EF	P	P	----	---0
CLR <i>opri6a</i> CLR <i>opri0_xysp</i> CLR <i>opri6_xysp</i> CLR <i>opri6_xysp</i> CLR [D, <i>xyisp</i> ] CLR [ <i>opri6, xyisp</i> ] CLRA CLRB	0 → M Clear Memory Location  0 → A Clear Accumulator A 0 → B Clear Accumulator B	EXT IDX IDX1 IDX2 [D, IDX] [IDX2] INH INH	79 hh ll 69 xb 69 xb ff 69 xb aa ff 69 xb 69 xb aa ff 87 87	PwO Pw PwO PwO PwP PwP O O	wOP Pw PwO PwP PwP PwP O O	----	0100
CLV	0 → V Translates to ANDCC #SFD	IMM	10 FD	P	P	----	--0-

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

CMPA <i>opri6</i> CMPA <i>opri6a</i> CMPA <i>opri6a</i> CMPA <i>opri0_xysp</i> CMPA <i>opri6_xysp</i> CMPA <i>opri6_xysp</i> CMPA [D, <i>xyisp</i> ] CMPA [ <i>opri6, xyisp</i> ]	(A) - (M) Compare Accumulator A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D, IDX] [IDX2]	81 11 91 dd B1 hh ll A1 xb A1 xb ff A1 xb aa ff A1 xb A1 xb aa ff	P rPp rPp rPp rPp rPp rPp rPp	P rPp rPp rPp rPp rPp rPp rPp	----	AAAA
--	--	--	--	--	--	------	------



**Table A-1. Instruction Set Summary (Sheet 4 of 14)**

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		SXHI	NZVC
				HCS12	M68HC12		
CMPB #oprB CMPB oprB CMPB opr16a CMPB opr0_xyvsp CMPB opr9_xyvsp CMPB opr16_xyvsp CMPB [D_xyvsp] CMPB [opr16_xyvsp]	(B) - (M) Compare Accumulator B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 11 D1 dd F1 hh 11 E1 xb E1 xb ff E1 xb aa ff E1 xb aa ff	P rPF rPO rPF rPO rPP rPP rPP	P rPF rPO rPP rPP rPP	----	AAAA
COM opr16a COM opr0_xyvsp COM opr9_xyvsp COM opr16_xyvsp COM [D_xyvsp] COM [opr16_xyvsp] COMA COMB	(M) → M equivalent to \$FF - (M) → M 1's Complement Memory Location  (A) → A Complement Accumulator A (B) → B Complement Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	71 hh 11 61 xb 61 xb ff 61 xb aa ff 61 xb aa ff 41 51	rPO rPW rPO rPP rPP rPP O O	rPO rPW rPO rPP rPP rPP O O	----	AA01
CPD #oprD CPD oprB CPD opr16a CPD opr0_xyvsp CPD opr9_xyvsp CPD opr16_xyvsp CPD [D_xyvsp] CPD [opr16_xyvsp]	(A:B) - (MM+1) Compare D to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	BC jj kk 9C dd BC hh 11 AC xb AC xb ff AC xb aa ff AC xb aa ff	PO RPF RPO RPF RPO RPP RPP RPP	OP RPF RDP RPF RPO RPP RPP RPP	----	AAAA
CPS #opr16 CPS oprB CPS opr16a CPS opr0_xyvsp CPS opr9_xyvsp CPS opr16_xyvsp CPS [D_xyvsp] CPS [opr16_xyvsp]	(SP) - (MM+1) Compare SP to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	BF jj kk 9F dd BF hh 11 AF xb AF xb ff AF xb aa ff AF xb aa ff	PO RPF RPO RPF RPO RPP RPP RPP	OP RPF RDP RPF RPO RPP RPP RPP	----	AAAA
CPX #opr16 CPX oprB CPX opr16a CPX opr0_xyvsp CPX opr9_xyvsp CPX opr16_xyvsp CPX [D_xyvsp] CPX [opr16_xyvsp]	(X) - (MM+1) Compare X to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	BE jj kk 9E dd BE hh 11 AE xb AE xb ff AE xb aa ff AE xb aa ff	PO RPF RPO RPF RPO RPP RPP RPP	OP RPF RDP RPF RPO RPP RPP RPP	----	AAAA
CPY #opr16 CPY oprB CPY opr16a CPY opr0_xyvsp CPY opr9_xyvsp CPY opr16_xyvsp CPY [D_xyvsp] CPY [opr16_xyvsp]	(Y) - (MM+1) Compare Y to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	BD jj kk 9D dd BD hh 11 AD xb AD xb ff AD xb aa ff AD xb aa ff	PO RPF RPO RPF RPO RPP RPP RPP	OP RPF RDP RPF RPO RPP RPP RPP	----	AAAA
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	OTO	OTO	----	AA?A
DBEQ abdiys, rel#	(ctrl) - 1 → ctrl if (ctrl) = 0, then Branch else Continue to next instruction  Decrement Counter and Branch if = 0 (ctrl = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPD (no branch)	PPP	----	----
DBNE abdiys, rel#	(ctrl) - 1 → ctrl if (ctrl) not = 0, then Branch; else Continue to next instruction  Decrement Counter and Branch if ≠ 0 (ctrl = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPD (no branch)	PPP	----	----

# DBNE Decrement and Branch if Not Equal to Zero DBNE

**Operation** (counter) - 1 ⇒ counter  
If (counter) not = 0, then (PC) + \$0003 + rel ⇒ PC

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (-256 to +255) from the address following the last byte of object code in the instruction.

**CCR**

**Effects**

<b>S</b>	<b>X</b>	<b>H</b>	<b>I</b>	<b>N</b>	<b>Z</b>	<b>V</b>	<b>C</b>
-	-	-	-	-	-	-	-

**Code and CPU Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE <i>abdxysp, rel9</i>	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)

Loop Primitive Postbyte (1b) Coding				
Source Form	Postbyte <sup>1</sup>	Object Code	Counter Register	Offset
DBNE A, <i>rel9</i>	0010 X000	04 20 rr	A	Positive
DBNE B, <i>rel9</i>	0010 X001	04 21 rr	B	
DBNE D, <i>rel9</i>	0010 X100	04 24 rr	D	
DBNE X, <i>rel9</i>	0010 X101	04 25 rr	X	
DBNE Y, <i>rel9</i>	0010 X110	04 26 rr	Y	
DBNE SP, <i>rel9</i>	0010 X111	04 27 rr	SP	
DBNE A, <i>rel9</i>	0011 X000	04 30 rr	A	Negative
DBNE B, <i>rel9</i>	0011 X001	04 31 rr	B	
DBNE D, <i>rel9</i>	0011 X100	04 34 rr	D	
DBNE X, <i>rel9</i>	0011 X101	04 35 rr	X	
DBNE Y, <i>rel9</i>	0011 X110	04 36 rr	Y	
DBNE SP, <i>rel9</i>	0011 X111	04 37 rr	SP	

NOTES:

1. Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit; bit 3 is not used; bits 2:1:0 select the counter register.

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
STY opr8a STY opr16a STY oprn0_xysspcc STY oprn9_xysspcc STY oprn16_xysspcc STY [D_xysspcc] STY [oprn16_xysspcc]	Store Y (Y <sub>H</sub> :Y <sub>L</sub> ) $\rightarrow$ M:M+1	DIR EXT IDX IDX1 IDX2 [D_IDX] [DX2]	80 dd 70 hh 11 80 xb 80 xb ff 80 xb 00 ff 80 xb 80 xb 00 ff	FW FW FW FW FW FW FW	00000000
SUBA #opr8/ SUBA opr8a SUBA opr16a SUBA oprn0_xysspcc SUBA oprn9_xysspcc SUBA oprn16_xysspcc SUBA [D_xysspcc] SUBA [oprn16_xysspcc]	Subtract from A (A)-(M) $\rightarrow$ A or (A)-imm $\rightarrow$ A	MM DIR EXT IDX IDX1 IDX2 [D_IDX] [DX2]	80 11 90 dd 80 hh 11 A0 xb A0 xb ff A0 xb 00 ff A0 xb A0 xb 00 ff	P rpf rpo rpf rpo rpp fifrfp fifrfp	00000000
SUBB #opr8/ SUBB opr8a SUBB opr16a SUBB oprn0_xysspcc SUBB oprn9_xysspcc SUBB oprn16_xysspcc SUBB [D_xysspcc] SUBB [oprn16_xysspcc]	Subtract from B (B)-(M) $\rightarrow$ B or (B)-imm $\rightarrow$ B	MM DIR EXT IDX IDX1 IDX2 [D_IDX] [DX2]	80 11 90 dd 80 hh 11 80 xb 80 xb ff 80 xb 00 ff 80 xb 80 xb 00 ff	P rpf rpo rpf rpo rpp fifrfp fifrfp	00000000
SUBD #opr16/ SUBD opr8a SUBD opr16a SUBD oprn0_xysspcc SUBD oprn9_xysspcc SUBD oprn16_xysspcc SUBD [D_xysspcc] SUBD [oprn16_xysspcc]	Subtract from D (A,B)-(M:M+1) $\rightarrow$ A:B or (A,B)-imm $\rightarrow$ A:B	MM DIR EXT IDX IDX1 IDX2 [D_IDX] [DX2]	83 jj kk 93 dd 83 hh 11 A3 xb A3 xb ff A3 xb 00 ff A3 xb A3 xb 00 ff	PO rpf rpo rpf rpo rpp fifrfp fifrfp	00000000
SWI	Software interrupt; (SP)-2 $\rightarrow$ SP RTN <sub>i</sub> :RTN <sub>L</sub> $\rightarrow$ M <sub>gp</sub> :M <sub>gp+1</sub> (SP)-2 $\rightarrow$ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) $\rightarrow$ M <sub>gp</sub> :M <sub>gp+1</sub> (SP)-2 $\rightarrow$ SP; (X <sub>H</sub> :X <sub>L</sub> ) $\rightarrow$ M <sub>gp</sub> :M <sub>gp+1</sub> (SP)-2 $\rightarrow$ SP; (B:A) $\rightarrow$ M <sub>gp</sub> :M <sub>gp+1</sub> (SP)-1 $\rightarrow$ SP; (CCR) $\rightarrow$ M <sub>gp</sub> :1 $\rightarrow$ 1 (SWI vector) $\rightarrow$ PC	INH	3F	VSPSPSPSP*	00010000
*The CPU also uses VSPSPSPSP for hardware interrupts and unimplemented opcode traps.					
TAB	Transfer A to B; (A) $\rightarrow$ B	INH	18 08	00	00000000
TAP	Transfer A to CCR; (A) $\rightarrow$ CCR Assembled as TFR A, CCR	INH	87 02	P	00000000
TBA	Transfer B to A; (B) $\rightarrow$ A	INH	18 0F	00	00000000
TBEQ abcdkysp,rel9	Test and branch if equal to 0 If (counter)=0, then (PC)+2+rel $\rightarrow$ PC	REL (9-bit)	04 1b ff	PPP (branch) rpo (no branch)	00000000
TBL oprn0_xysspcc	Table lookup and interpolate, 8-bit (M)+[B] $\times$ [(M+1)-(M)] $\rightarrow$ A	IDX	18 3D xb	onfffP	00000000
TBNE abcdkysp,rel9	Test and branch if not equal to 0 If (counter) $\neq$ 0, then (PC)+2+rel $\rightarrow$ PC	REL (9-bit)	04 1b ff	PPP (branch) rpo (no branch)	00000000
TFR abcdkysp,abcdkysp	Transfer from register to register (r1) $\rightarrow$ r2r1 and r2 same size \$00:(r1) $\rightarrow$ r2r1+8-bit; r2=16-bit (r1 <sub>L</sub> ) $\rightarrow$ r2r1+16-bit; r2=8-bit	INH	87 0b	P	00000000 or 00000000
TPASame as TFR CCR, A	Transfer CCR to A; (CCR) $\rightarrow$ A	INH	87 20	P	00000000

## 68HC12 Cycles

- 68HC12 works on **48 MHz clock**
- A processor cycle takes 2 clock cycles – **P** clock is 24 MHz
- Each processor cycle takes **41.7 ns** (1/24  $\mu$ s) to execute
- An instruction takes from **1** to **12** processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Core Users Guide.
  - For example, **LDAA** using the **IMM** addressing mode shows one CPU cycle (of type **P**).
  - **LDAA** using the **EXT** addressing mode shows three CPU cycles (of type **rPO**).
  - Section 6.6 of the S12CPUV2 Reference Manual explains what the HCS12 is doing during each of the different types of CPU cycles.

2000		<b>org \$2000</b>	<i>; Inst</i>	<i>Mode Cycles</i>
2000	C6 0A	<b>ldab #10</b>	<i>; LDAB</i>	<i>(IMM) 1</i>
2002	87	<b>loop: clra</b>	<i>; CLRA</i>	<i>(INH) 1</i>
2003	04 31 FC	<b>dbne b,loop</b>	<i>; DBNE</i>	<i>(REL) 3</i>
2006	3F	<b>swi</b>	<i>; SWI</i>	<i>9</i>

The program executes the **ldab #10** instruction **once** (which takes one cycle). It then goes through loop **10 times** (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

# LDAB

Load B

# LDAB

Operation (M) ⇒ B  
or  
imm ⇒ B

Loads B with either the value in M or an immediate value.

CCR

Effects

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and  
CPU  
Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr <i>i</i>	IMM	C6 <i>ii</i>	P
LDAB opr <i>8a</i>	DIR	D6 <i>dd</i>	rPF
LDAB opr <i>16a</i>	EXT	F6 <i>hh ll</i>	rPO
LDAB oprx <i>2</i> ,xysppc	IDX	E6 <i>xb</i>	rPF
LDAB oprx <i>9</i> ,xysppc	IDX1	E6 <i>xb ff</i>	rPO
LDAB oprx <i>16</i> ,xysppc	IDX2	E6 <i>xb ee ff</i>	frPF
LDAB [D,xysppc]	[D,IDX]	E6 <i>xb</i>	fifrPF
LDAB [opr <i>x16</i> ,xysppc]	[IDX2]	E6 <i>xb ee ff</i>	fIPrPF