## Review Exam 1

- Numbers
- Decimal to Hex (signed and unsigned)
- Hex to Decimal (signed and unsigned)
- Binary to Hex
- Hex to Binary
- Addition and subtraction of fixed-length hex numbers
- Overflow, Carry, Zero, Negative bits of CCR
- Programming Model
- Internal registers - A, B, (D = AB), X, Y, SP, PC, CCR
- Addressing Modes and Effective Addresses
- INH, IMM, DIR, EXT, REL, IDX (Not Indexed Indirect)
- How to determine effective address
- Instructions
- What they do - Core Users Guide
- What machine code is generated
- How many cycles to execute
- Effect on CCR
- Branch instructions - which to use with signed and which with unsigned
- Machine Code
- Reverse Assembly


## - Stack and Stack Pointer

- What happens to stack and SP for instructions (e.g., PSHX, JSR)
- How the SP is used in getting to and leaving subroutines


## - Assembly Language

- Be able to read and write simple assembly language program
- Know basic assembler directives - e.g., equ, dc.b, ds.w

Flow charts

## Binary, Hex and Decimal Numbers (4-bit representation)

| Binary | Hex | Decimal |
| :---: | :---: | :---: |
| 0000 | 0 | 0 |
| 0001 | 1 | 1 |
| 0010 | 2 | 2 |
| 0011 | 3 | 3 |
| 0100 | 4 | 4 |
| 0101 | 5 | 5 |
| 0110 | 6 | 6 |
| 0111 | 7 | 7 |
| 1000 | 8 | 8 |
| 1001 | 9 | 9 |
| 1010 | A | 10 |
| 1011 | B | 11 |
| 1100 | C | 12 |
| 1101 | D | 13 |
| 1110 | E | 14 |
| 1111 | F | 15 |

Binary to Unsigned Decimal:
Convert Binary to Unsigned Decimal
$1111011_{2}$
$1 \times 2^{6}+1 \times 2^{5}+1 \times 2^{4}+1 \times 2^{3}+0 \times 2^{2}+1 \times 2^{1}+1 \times 2^{0}$
$1 \times 64+1 \times 32+1 \times 16+1 \times 8+0 \times 4+1 \times 2+1 \times 1$
12310
Hex to Unsigned Decimal
Convert Hex to Unsigned Decimal
82D6 16
$8 \times 16^{3}+2 \times 16^{2}+13 \times 16^{1}+6 \times 16^{0}$
$8 \times 4096+2 \times 256+13 \times 16+6 \times 1$
$33494{ }_{10}$

## Unsigned Decimal to Hex

Convert Unsigned Decimal to Hex

| Division | Q | R |  |
| :---: | :---: | :---: | :---: |
|  |  | Decimal | Hex |
| $721 / 16$ | 45 | 1 | 1 |
| $45 / 16$ | 2 | 13 | D |
| $2 / 16$ | 0 | 2 | 2 |

$$
721_{10}=2 \mathrm{D}_{16}
$$

Signed Number Representation in 2's Complement Form:

If the most significant bit (MSB) is 0 (most significant hex digit $0-7$ ), then the number is positive.
Get decimal equivalent by converting number to decimal, and use the positive (+) sign.

## Example for 8-bit number:

$\mathbf{3} \mathbf{A}_{16} \rightarrow+\left(3 \times 16^{1}+10 \times 16^{0}\right)_{10}$
$+(3 \times 16+10 \times 1)_{10}$
$+5810$

If the most significant bit is 1 (most significant hex digit $8-\mathrm{F}$ ), then the number is negative.
Get decimal equivalent by taking 2's complement of number, converting to decimal, and using negative (-) sign.

Example for 8-bit number:

$$
\begin{aligned}
\mathbf{A 3}_{\mathbf{1 6}} \mathbf{>}> & -(5 \mathrm{D})_{16} \\
& -\left(5 \times 16^{1}+13 \times 16^{0}\right)_{10} \\
& -(5 \times 16+13 \times 1)_{10} \\
& -\mathbf{9 3}_{\mathbf{1 0}}
\end{aligned}
$$

New Mexico Institute of Mining and Technology

One's complement table makes it simple to finding 2's complements


To take two's complement, add one to one's complement.
Take two's complement of D0C3:

$$
2 \mathrm{~F} 3 \mathrm{C}+1=\mathbf{2 F} \mathbf{F} \mathrm{D}
$$

Addition and Subtraction of Binary and Hexadecimal Numbers
Setting the C (Carry), V (Overflow), N (Negative) and Z (Zero) bits

How the $C, V, N$ and $Z$ bits of the $C C R$ are changed
N bit is set if result of operation is negative $(\mathrm{MSB}=1)$
Z bit is set if result of operation is zero (All bits $=0$ )
V bit is set if operation produced an overflow
C bit is set if operation produced a carry (borrow on subtraction)

Note: Not all instructions change these bits of the CCR
Addition of Hexadecimal Numbers

## ADDITION:

C bit set when result does not fit in word
$\mathbf{V}$ bit set when $\mathbf{P}+\mathbf{P}=\mathbf{N}$ or $\mathbf{N}+\mathbf{N}=\mathbf{P}$
$\mathbf{N}$ bit set when MSB of result is 1
$Z$ bit set when result is 0

| 7 A | AC |
| ---: | :---: |
| +52 | +---- |
| ---- | 1 E |

C: 0
C: 1
V: 1
V: 0
$\mathrm{N}: 1$
$\mathrm{N}: 0$

Z: 0
Z: 0

Subtraction of Hexadecimal Numbers
SUBTRACTION:
$C$ bit set on borrow (when the magnitude of the subtrahend is greater than the minuend
$\mathbf{V}$ bit set when $\mathbf{N}-\mathbf{P}=\mathbf{P}$ or $\mathbf{P}-\mathbf{N}=\mathbf{N}$
N bit set when MSB is 1
$Z$ bit set when result is 0

| 7A | 2C |
| :---: | :---: |
| -5 C | -72 |
| ------ |  |
| 1E | BA |
| C: 0 | C: 1 |
| V: 0 | V: 0 |
| N: 0 | N: 1 |
| Z: 0 | Z: 0 |

## Programming Model

| 7 | A | 0 | 7 | B | 0 | 8-BIT ACCUMULATORS A AND B OR <br> 16-BIT DOUBLE ACCUMULATOR D |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 |  | D |  |  | 0 |  |


| 15 | D X | 0 | INDEX REGISTER $X$ |
| :---: | :---: | :---: | :---: |
| 15 | Y | 0 | INDEX REGISTER Y |
| 15 | SP | 0 | STACK POINTER |
| 15 | PC | 0 | PROGRAM COUNTER |

$\mathrm{S} \times \mathrm{H} \quad \mathrm{I} \quad \mathrm{N} \quad \mathrm{Z} \quad \mathrm{Y}$ C CONDITION CODE REGISTER
Figure 2-1. Programming Model

## Addressing Modes and Effective Addresses

The Inherent (INH) addressing mode

Instructions which work only with registers inside ALU

| ABA | ; Add B to A $(\mathrm{A})+(\mathrm{B}) \rightarrow \mathrm{A}$ |
| :--- | :--- |
| 1806 |  |
| CLRA | ; Clear A $0 \rightarrow \mathrm{~A}$ |
| 87 |  |

The HC12 does not access memory - There is no effective address

The Extended (EXT) addressing mode
Instructions which give the 16-bit address to be accessed

LDAA \$1000
; (\$1000) $\rightarrow \mathrm{A}$
B6 1000

STAB \$1003
; (B) $\rightarrow \$ 1003$
7B 1003
Effective Address: \$1003

Effective address is specified by the two bytes following op code

The Direct (DIR) addressing mode
Direct (DIR) Addressing Mode
Instructions which give 8 LSB of address (8 MSB all 0)

LDAA \$20
; (\$0020) $\rightarrow \mathrm{A}$
9620
STX \$21
; (X) $\rightarrow$ \$0021:\$0022
5E 21 Effective Address: \$0021

## 8-LSB of effective address is specified by byte following op code

The Immediate (IMM) addressing mode
Value to be used is part of instruction

| LDAA \#\$17 | $; \$ 17 \rightarrow$ A |
| :--- | :--- |
| B6 17 | Effective Address: $P C+1$ |

```
ADDA #10
    ; (A) + $0A -> A
8B 0A Effective Address: PC + 1
```

Effective address is the address following the op code

The Indexed (IDX, IDX1, IDX2) addressing mode
Effective address is obtained from X or Y register (or SP or PC)
LDAA 0,X ; Use (X) as address to get value to put in A

A6 00

INC 2,X-

62 3E

Effective address: contents of X
; Post-decrement Indexed
; Increment the number at address (X),
; then subtract 2 from X
Effective address: contents of X

INDEXED ADDRESSING MODES

|  | Example | Effective Address | Offset | Value in X <br> After Done | Registers To Use |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oonstant Offset | ITAA $\mathrm{n}, \mathrm{X}$ | (X) +n | 0 to FFFF | (X) | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}, \mathrm{PC}$ |
| Oonstant Offset | ITAA -n , X | (X)-n | 0 to FFFF | (X) | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}, \mathrm{PC}$ |
| Postincrement | ITAA $\mathrm{n}, \mathrm{X}+$ | (X) | 1 to 8 | (X) +n | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| Preincrenent | ITAA $\mathrm{n},+\mathrm{X}$ | (X) +n | 1 to 8 | (X) +n | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| Postclecrement | ITAA $\mathrm{n}, \mathrm{X}-$ | (X) | 1 to 8 | (X) -n | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| Predecrenent | ITAA $\mathrm{n},-\mathrm{X}$ | (X)-n | 1 to 8 | (X)-n | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}$ |
| ACC Offset | IDAA $\mathrm{A}, \mathrm{X}$ <br> IDAA B, $X$ <br> IDAA $\mathrm{D}, \mathrm{X}$ | $\begin{aligned} & (\mathrm{X})+(\mathrm{A}) \\ & (\mathrm{X})+(\mathrm{B}) \\ & (\mathrm{X})+(\mathrm{D}) \end{aligned}$ | $\begin{aligned} & 0 \text { to } \mathrm{FF} \\ & 0 \text { to } \mathrm{FF} \\ & 0 \text { to } \mathrm{FF} \mathrm{FF} \end{aligned}$ | (X) | $\mathrm{X}, \mathrm{Y}, \mathrm{SP}, \mathrm{PC}$ |

## Relative (REL) Addressing Mode

The relative addressing mode is used only in branch instructions.

Branch instruction: One byte following op code specifies how far to branch

Treat the offset as a signed number; add the offset to the address following the current instruction to get the address of the instruction to branch to
(BRA) $2035 \quad \mathrm{PC}+2+0035 \rightarrow \mathrm{PC}$
(BRA) 20 C7 $\mathrm{PC}+2+\mathrm{FFC} 7 \rightarrow \mathrm{PC}$

$$
\mathrm{PC}+2-0039 \rightarrow \mathrm{PC}
$$

Long branch instruction: Two bytes following op code specifies how far to branch
Treat the offset as an unsigned number; add the offset to the address following the current instruction to get the address of the instruction to branch to
(LBEQ) 1827 02 1A If $\mathrm{Z}==1$ then $\mathrm{PC}+4+021 \mathrm{~A} \rightarrow \mathrm{PC}$
If $\mathrm{Z}==0$ then $\mathrm{PC}+4 \rightarrow \mathrm{PC}$

When writing assembly language program, you don't have to calculate offset
You indicate what address you want to go to, and the assembler calculates the offset

# Instructions: Machine code, how many cycles to execute, effect on CCR, and branch instructions 

CPU cycles of the $\mathbf{6 8 H C 1 2}$

- 68 HC 12 works on 48 MHz clock
- Each processor cycle takes $41.7 \mathrm{~ns}(1 / 24 \mathrm{MHz})$ to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Core Users Guide.

| 2000 |  |  | org \$2000 | ; Inst | Mode Cycles |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2000 | C6 0A |  | ldab \#10 | ; LDAB | (IMM) 1 |
| 2002 | 87 | loop: | clra | ; CLRA | (INH) 1 |
| 2003 | 0431 FC |  | dbne b,loop | ; DBNE | (REL) 3 |
| 2006 | 3F |  | swi | ; SWI | 9 |

The program executes the ldab \#10 instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, on with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:
$1+10 \times(1+3)+9=50$
50 cycles $=50 \times 41.7 \mathrm{~ns} /$ cycle $=2.08 \mu \mathrm{~s}$

New Mexico Institute of Mining and Technology
EE 308 Spring 2011

## Effects of instructions on CCR during execution of program.

Table A-1. Instruction Set Summary (Sheet 3 of 14)

| Source Form | Operation | Addr. Mode | $\begin{aligned} & \text { Machine } \\ & \text { Coding (rex) } \end{aligned}$ | HCS12 Accer | all ${ }^{\text {a }}$ M63HC12 | SXHI | NZVC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLS merg | Branch f Lower or Same (f C $+\mathrm{Z}=1$ 1) (unsigned) | REL | 23 Ir | DWP/D | DW/D ${ }^{\text {P }}$ | ---- | ---- |
| BLT reg | Erarch 1 Less Than [ $\mathrm{f} \mathrm{N} \oplus \mathrm{V}=1$ ) (signed] | REL | 2D Ir | DWP/D | DWP/D ${ }^{2}$ | ---- | ---- |
| BMI 918 | Eranch I Mnus (tiN = 1) | REL | 2B IT | DW/D ${ }^{\text {d }}$ | DW/D ${ }^{2}$ | ----- | ---- |
| BNE ROM | Erarch I Not Equal (i) $\mathrm{Z}=0$ ) | REL | 26 Ir | DWP/D | DW/D ${ }^{2}$ | -- | ---- |
| BPL reg | Branch if Plis ( F N = 0) | REL | 2 AlI | DFW/D ${ }^{\text {a }}$ | DWF/D ${ }^{2}$ | ---- | ---- |
| Brarel | Erarch Always (f 1-1) | REL | 20 Ir | DW | DVD | ---- | ----- |
|  | $\begin{aligned} & \text { Eranch If (V) • (inm) = 0 } \\ & \text { (f Al Selected Bif(s) Clear) } \end{aligned}$ | $\begin{aligned} & \hline \text { DIR } \\ & \text { EXT } \\ & \text { DX } \\ & \text { IDX1 } \\ & \text { IDX2 } \end{aligned}$ |  | $\begin{aligned} & \text { rWD } \\ & \text { rIPVD } \\ & \text { rWD } \\ & \text { rIPVD } \\ & D r I D V D \end{aligned}$ | rDVD rEDVD rDVD rIEDVD IrDEEDVD | ---- | ---- |
| BRN mal | Branch Never (if - 0) | REL | 21 IT | D | D | - | ---- |
| BRSET opra, mskg, ralg BRSEI oprika mskg, ralg BRSEI opong ysp, mskg, reg BRSEI opmagsp, msk, ralg BRSEI oporib,ysp, mskg, relg | Branch 1 ( W ) • (mm) $=0$ <br> (f Al Selected Bt(s) Sef) | $\begin{aligned} & \hline \mathrm{DIR} \\ & \mathrm{EXT} \\ & \mathrm{DX} \\ & \mathrm{IDX1} \\ & \mathrm{IDX2} \end{aligned}$ |  |  | $\begin{array}{r} \text { rDVD } \\ \text { reDVD } \\ \text { rDVD } \\ \text { rIEDVD } \\ \text { IrDIEDVD } \end{array}$ | ----- | --- |
| BSET qurg, mekg <br> BSET qrite mskg <br> BSET q00 yysp msks <br> BSET qa99,ysp, mskg <br> BSET quar $6 . y s p$ mskg | $\begin{aligned} & (\mathrm{M})+(\mathrm{mm}) \rightarrow \mathrm{M} \\ & \text { Set } \mathrm{Bt} /(\mathrm{s}) \mathrm{in} \text { Memory } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{DIR} \\ & \mathrm{EXT} \\ & \mathrm{IDX} \\ & \text { IDX1 } \\ & \text { IDX2 } \end{aligned}$ |  | $\begin{aligned} & \text { rNNO } \\ & \text { rNWD } \\ & \text { rNW0 } \\ & \text { rNW } \\ & \text { ITNWD } \end{aligned}$ | rDCN IDDW rDCW IDWD ITPWCD | ---- | $\triangle \triangle 0-$ |
| BSR mg | $\begin{aligned} & {[S P)^{-2} \Rightarrow S P ; \text { RTN }_{4} \text { RTN }_{L} \rightarrow M_{(S P)} M_{(S P+1]}} \\ & \text { Subrouthe address } \Rightarrow P C \\ & \text { Brarch to Surouthe } \end{aligned}$ | REL | 07 II | SWD | pDVS | ----- | ---- |
| BVC meg | Eranch I Overflow Et Clear (f V =0) | REL | 28 rr | DWP/D ${ }^{\text {a }}$ | VW/D ${ }^{1}$ | ---- | ---- |
| BVS reg | Eranch I Overfiow Bt See (it $\mathrm{V}=1$ ) | REL | 29 Ir | DWP/D ${ }^{\text {d }}$ | DWP/D ${ }^{2}$ | ---- | ---- |
| CALL opice, page CAll opro xysp, page CALL oprygysp, page CALL opra 15xysp, page CAll [D,ysy] CALL [por' 6 ysp] |  $(S P)-1 \Rightarrow S P ;(P P G) \rightarrow M_{\text {SPP }}$; <br> $\mathrm{Pg} \Rightarrow \mathrm{PPAGE}$ reglater; Program address $\Rightarrow \mathrm{PC}$ <br> Call subroutne in extended memory (Program may be located on andier expansion memory page.) <br> Indred modes get program adtress and nes pg value based on poirtet. | $\begin{gathered} \mathrm{EXT} \\ \mathrm{DX} \\ I D X 1 \\ I D X 2 \\ {[D, I D X]} \\ {[I D X Z]} \end{gathered}$ |  |  |  | ---- | ---- |
| CEA | $(A)-(B]$ <br> Compare 8.at accuruitors | NH | $18 \quad 17$ | $\infty$ | 00 | ---- | $\triangle \Delta \Delta \Delta$ |
| CLC | $\begin{aligned} & 0 \Rightarrow \mathrm{C} \\ & \text { Tanslatesto ANDCC }+3 \mathrm{FE} \end{aligned}$ | IVM | 10 FE | D | D | ---- | ---0 |
| CLI | $\begin{aligned} & 0 \rightarrow 1 \\ & \text { Tenslasionto ANDCC +sEF } \\ & \text { [Enables \|-ot intempts] } \end{aligned}$ | IVM | 10 ZF | D | D | ---0 | ---- |

### 6.3 Condition Code Changes

The following special characters are used to describe the effects of instruction execution on the status bits in the condition code register.

-     - Status bit not affected by operation

0 - Status bit cleared by operation
1 - Status bit set by operation
$\Delta$ - Status bit affected by operation
$\Downarrow$ - Status bit may be cleared or remain set, but is not set by operation.
$\Uparrow$ - Status bit may be set or remain cleared, but is not cleared by operation.
? - Status bit may be changed by operation, but the final state is not defined.
I - Status bit used for a special purpose

Which branch instruction should you use?
Branch if $\mathrm{A}>\mathrm{B}$
Is $0 \mathrm{xFF}>0 \mathrm{x} 00$ ?

If unsigned, $0 \mathrm{xFF}=255$ and $0 x 00=0$, so $0 \mathrm{xFF}>0 \mathrm{x} 00$

If signed, $0 x F F=-1$ and $0 x 00=0$,

$$
\text { so } 0 x F F<0 x 00
$$

## Using unsigned numbers: BHI

## Using signed numbers: BGT

For unsigned numbers, use branch instructions which checks C bit
For signed numbers, use branch instructions which checks V bit

## Reverse Assembly

Disassembly of an HC12 Program

- It is sometimes useful to be able to convert HC12 op codes into mnemonics.

For example, consider the hex code:
ADDR DATA
2000 C6 $\underline{05}$ CE 2000 E6 $01180604 \underline{35 \text { EE 3F }}$

- To determine the instructions, use:

Table A- 2 of the HCS12 Core Users Guide to start with.
Table A-3 for indexed addressing mode
Table A-5 for transfer and exchange instructions
Table A-6 for postbyte encoding.

- Use up all the bytes for one instruction, then go on to the next instruction.

| C6 05 | $\Rightarrow$ LDAA \#\$05 | two-byte LDAA, IMM addressing mode <br> CE 20 00 |
| :--- | :--- | :--- |
| E6 01 | LDX \#\$2000 | three-byte LDX, IMM addressing mode <br> two to four-byte LDAB, IDX addressing |
|  | LDAB 1,X | tode. Operand 01 => 1,X, a 5b constant <br> modes <br> offset which uses only one postbyte |
| $\mathbf{1 8 ~ 0 6}$ | $\Rightarrow$ ABA | two-byte ABA, INH addressing mode <br> three-byte loop instruction |
| $\mathbf{0 4 ~ 3 5 ~ E E ~}$ | $\Rightarrow$ DBNE X,(-18) | Postbyte 35 indicates DBNE X, negative <br> one-byte SWI, INH addressing mode |
| 3F | $\Rightarrow$ SWI |  |

## Stack and Stack Pointer

## THE STACK AND THE STACK POINTER

- When we use subroutines and interrupts it is essential to have such a storage region.
- Such a region is called a Stack.
- The Stack Pointer (SP) register is used to indicate the location of the last item put onto the stack.
- When you put something onto the stack (push onto the stack), the SP is decremented before the item is placed on the stack.
- When you take something off of the stack (pull from the stack), the SP is incremented after the item is pulled from the stack.
- Before you can use a stack you have to initialize the Stack Pointer to point to one value higher than the highest memory location in the stack.
- Use the LDS (Load Stack Pointer) instruction to initialize the stack point.
- The LDS instruction is usually the first instruction of a program which uses the stack.
- The stack pointer is initialized only one time in the program.

$$
\begin{array}{ll}
\text { Operation: } & (S P)-\$ 0001 \Rightarrow S P \\
& (A) \Rightarrow M_{(S P)}
\end{array}
$$

Description: Stacks the content of accumulator $A$. The stack pointer is decremented by one. The content of A is then stored at the address the SP points to.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

CCR Details:


| Source Form | Address <br> Mode | Object Code | HCS12 |  | Access Detail |
| :--- | :---: | :--- | :--- | :--- | ---: |
| PSHA | INH | 36 | 05 | $0=$ |  |

$$
\begin{array}{ll}
\text { Operation: } & (S P)-\$ 0002 \Rightarrow S P \\
& \left(X_{H}: X_{L}\right) \Rightarrow M_{(S P)}: M_{(S P+1)}
\end{array}
$$

Description: Stacks the content of index register $X$. The stack pointer is decremented by two. The content of X is then stored at the address to which the SP points. After PSHX executes, the SP points to the stacked value of the high-order half of $X$.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before retuming from the subroutine.

CCR Details:


| Source Form | Address <br> Mode | Object Code | Access Detail |
| :--- | :---: | :--- | :--- | :--- | ---: |
| HSS12 |  | M68HC12 |  |

Operation: $\quad\left(\mathrm{M}_{(\mathrm{SP})}\right) \Rightarrow \mathrm{A}$
$(\mathrm{SP})+\$ 0001 \Rightarrow \mathrm{SP}$
Description: Accumulator $A$ is loaded from the address indicated by the stack pointer. The SP is then incremented by one.

Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.


| Source Form | Address <br> Mode | Object Code | Access Detail |  |  |
| :--- | :---: | :--- | :--- | :--- | :--- |
| HCS12 |  | M68HC12 |  |  |  |

Operation: $\quad\left(\mathrm{M}_{(\mathrm{SP})}: \mathrm{M}_{(\mathrm{SP}+1)}\right) \Rightarrow \mathrm{X}_{\mathrm{H}}: \mathrm{X}_{\mathrm{L}}$

$$
(\mathrm{SP})+\$ 0002 \Rightarrow \mathrm{SP}
$$

Description: Index register X is loaded from the address indicated by the stack pointer. The SP is then incremented by two.

Pull instructions are commonly used at the end of a subroutine to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.


| Source Form | Address <br> Mode | Object Code | Access Detail |  |  |
| :--- | :---: | :--- | :--- | :--- | :--- |
| HCS12 |  | M68HC12 |  |  |  |
| PULX | $\mathbb{I N H}$ | 30 | U10 |  |  |

## Subroutines

- A subroutine is a section of code which performs a specific task, usually a task which needs to be executed by different parts of a program.
- Example:
- Math functions, such as square root
- Because a subroutine can be called from different places in a program, you cannot get out of a subroutine with an instruction such as jmp label because you would need to jump to different places depending upon which section of code called the subroutine.
- When you want to call the subroutine your code has to save the address where the subroutine should return to. It does this by saving the return address on the stack.
- This is done automatically for you when you get to the subroutine by using the JSR (Jump to Subroutine) or BSR (Branch to Subroutine) instruction. This instruction pushes the address of the instruction following the JSR/BSR instruction on the stack.
- After the subroutine is done executing its code it needs to return to the address saved on the stack.
- This is done automatically for you when you return from the subroutine by using the RTS (Return from Subroutine) instruction. This instruction pulls the return address off of the stack and loads it into the program counter, so the program resumes execution of the program with the instruction following that which called the subroutine.

The subroutine will probably need to use some MC9S12 registers to do its work. However, the calling code may be using its registers for some reason - the calling code may not work correctly if the subroutine changes the values of the HC 12 registers.

- To avoid this problem, the subroutine should save the MC9S12 registers before it uses them, and restore the MC9S12 registers after it is done with them.

| Operation | $\begin{aligned} & (\mathrm{SP})-\$ 0002 \Rightarrow \mathrm{SP} \\ & \mathrm{RTN}_{\mathrm{H}}: \mathrm{RTN}_{\mathrm{L}} \Rightarrow \mathrm{M}_{\mathrm{SP}}: \mathrm{MSP}_{\mathrm{SP}}+1 \\ & (\mathrm{PC})+\$ 0002+\mathrm{rel} \Rightarrow \mathrm{PC} \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Sets up conditions to retum to normal program flow, then transfers control to a s Uses the address of the instruction after the BSR as a return address. |  |  |  |  |  |  |  |  |  |
|  | Decrements the SP by two, to allow the two bytes of the return address to be sta |  |  |  |  |  |  |  |  |  |
|  | Stacks the return address (the SP points to the high byte of the return address). |  |  |  |  |  |  |  |  |  |
|  | Branches to a location determined by the branch offset. |  |  |  |  |  |  |  |  |  |
|  | Subroutines are normally terminated with an RTS instruction, which restores the address from the stack. |  |  |  |  |  |  |  |  |  |
| CCR |  |  |  |  |  |  |  |  |  |  |
| Effects | s | X | H | 1 | N | z | V | C |  |  |
|  | - | - | - | - | - | - | - | - |  |  |
| Code and |  |  |  |  |  |  |  |  |  |  |
| CPU <br> Cycles | Source Form |  |  |  |  |  |  | $\begin{aligned} & \text { Address } \\ & \text { Mode } \end{aligned}$ | $\begin{gathered} \text { Machine } \\ \text { Code (Hex) } \end{gathered}$ | CPU Cycles |
|  | ESR rel3 |  |  |  |  |  |  | REL | 07 rr | SDDD |

Operation $\quad\left(\mathrm{M}_{\mathrm{SP}}\right):\left(\mathrm{M}_{\mathrm{SP}_{+1}}\right) \Rightarrow \mathrm{PC}_{\mathrm{H}} \cdot \mathrm{PC}_{\mathrm{L}}$
$(\mathrm{SP})+\$ 0002 \Rightarrow \mathrm{SP}$
Restores the value of PC from the stack and increments SP by two. Programexecution continues at the address restored from the stack.

CCR
Effects


Code and
CPU
Cycles

| Source Form | Address <br> Mode | Machine <br> Code (Hex) | CPU Cycles |
| :--- | :--- | :--- | :--- |
| RT3 | $\mathbb{N H}$ | 3 D | UIDDD |

Example of a subroutine to delay for a certain amount of time
; Subroutine to wait for 100 ms

| delay: ldaa | $\# 100$ | ; execute outer loop 100 times |
| :--- | :--- | :--- |
| loop2: | ldx | $\# \mathbf{8 0 0 0}$ |
| loop1: | dbne | , want inner loop to last lms |
|  | dbne | a,loop2 |

- Want inner loop to last for 1 ms . MC9S12 runs at $24,000,000$ cycles/second, so 1 ms is 24,000 cycles.
- Inner loop should be 24,000 cycles/ ( 3 cycles/loop) $=8,000$ loops (times)
- Problem: The subroutine changes the values of registers A and X
- To solve this problem, save the values of $A$ and $X$ on the stack before using them, and restore them before returning.
; Subroutine to wait for 100 ms

```
delay: psha ; save registers
    pshx
    Idaa #100 ; execute outer loop 100 times
loop2: ldx #8000 ; want inner loop to last 1ms
loop1: dbne x,loop1 ; inner loop - 3 cycles x }8000\mathrm{ times
    dbne a,loop2
    pulx ; restore registers
    pula
    rts
```

