



Review Exam 1

• Numbers

- Decimal to Hex (signed and unsigned)
- Hex to Decimal (signed and unsigned)
- Binary to Hex
- Hex to Binary
- Addition and subtraction of fixed-length hex numbers
- Overflow, Carry, Zero, Negative bits of CCR

Programming Model

– Internal registers – A, B, (D = AB), X, Y, SP, PC, CCR

Addressing Modes and Effective Addresses

- INH, IMM, DIR, EXT, REL, IDX (Not Indexed Indirect)
- How to determine effective address

• Instructions

- What they do Core Users Guide
- What machine code is generated
- How many cycles to execute
- Effect on CCR
- Branch instructions which to use with signed and which with unsigned

• Machine Code

- Reverse Assembly

• Stack and Stack Pointer

- What happens to stack and SP for instructions (e.g., PSHX, JSR)
- How the SP is used in getting to and leaving subroutines

• Assembly Language

- Be able to read and write simple assembly language program
- Know basic assembler directives e.g., equ, dc.b, ds.w Flow charts



Binary, Hex and Decimal Numbers (4-bit representation)

Binary	Hex	Decimal
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	8	8
1001	9	9
1010	А	10
1011	В	11
1100	С	12
1101	D	13
1110	Е	14
1111	F	15

Binary to Unsigned Decimal:

Convert Binary to Unsigned Decimal 1111011₂ $1 \times 2^{6} + 1 \times 2^{5} + 1 \times 2^{4} + 1 \times 2^{3} + 0 \times 2^{2} + 1 \times 2^{1} + 1 \times 2^{0}$ $1 \times 64 + 1 \times 32 + 1 \times 16 + 1 \times 8 + 0 \times 4 + 1 \times 2 + 1 \times 1$ 123 10

Hex to Unsigned Decimal

Convert Hex to Unsigned Decimal 82D6 $_{16}$ 8 x 16³ + 2 x 16² + 13 x 16¹ + 6 x 16⁰ 8 x 4096 + 2 x 256 + 13 x 16 + 6 x 1 33494 $_{10}$



Unsigned Decimal to Hex

Convert Unsigned Decimal to Hex

Division	Q	R	
		Decimal	Hex
721/16	45	1	1
45/16	2	13	D
2/16	0	2	2

 $721_{10} = 2D1_{16}$

Signed Number Representation in 2's Complement Form:

If the most significant bit (MSB) is 0 (most significant hex digit 0–7), then the number is positive.

Get decimal equivalent by converting number to decimal, and use the positive (+) sign.

Example for 8-bit number:

3A $_{16} \rightarrow$ + (3 x 16¹ + 10 x 16⁰) $_{10}$ + (3 x 16 + 10 x 1) $_{10}$ + **58** $_{10}$

If the most significant bit is 1 (most significant hex digit 8–F), then the number is negative.

Get decimal equivalent by taking 2's complement of number, converting to decimal, and using negative (–) sign.

Example for 8-bit number:

 $A3_{16} \rightarrow (5D)_{16}$ $- (5 \times 16^{1} + 13 \times 16^{0})_{10}$ $- (5 \times 16 + 13 \times 1)_{10}$ $- 93_{10}$



<u>One's complement table</u> makes it simple to finding 2's complements



To take two's complement, add one to one's complement.

Take two's complement of **D0C3**:

2F3C + 1 = 2F3D



Addition and Subtraction of Binary and Hexadecimal Numbers

Setting the C (Carry), V (Overflow), N (Negative) and Z (Zero) bits

How the C, V, N and Z bits of the CCR are changed

N bit is set if result of operation is negative (MSB = 1)

Z bit is set if result of operation is zero (All bits = 0)

V bit is set if operation produced an overflow

C bit is set if operation produced a carry (borrow on subtraction)

Note: Not all instructions change these bits of the CCR

Addition of Hexadecimal Numbers

ADDITION:

C bit set when result does not fit in word

V bit set when P + P = N or N + N = P

N bit set when MSB of result is 1

Z bit set when result is 0

7A +52	AC +72
CC	 1E
C: 0	C: 1
V: 1	V: 0
N: 1	N: 0
Z: 0	Z: 0



Subtraction of Hexadecimal Numbers

SUBTRACTION:

C bit set on borrow (when the magnitude of the subtrahend is greater than the minuend

V bit set when N - P = P or P - N = N

N bit set when MSB is 1

Z bit set when result is 0

7A -5C	2C -72
 1E	BA
C: 0	C: 1
V: 0	V: 0
N: 0	N: 1
Z: 0	Z: 0



Programming Model



Figure 2-1. Programming Model



Addressing Modes and Effective Addresses

The Inherent (INH) addressing mode

Instructions which work only with registers inside ALU

ABA ; Add B to A (A) + (B) \rightarrow A 18 06

CLRA ; Clear A $0 \rightarrow A$ 87

The HC12 does not access memory - There is no effective address

The Extended (EXT) addressing mode

Instructions which give the 16-bit address to be accessed

LDAA \$1000	; $(\$1000) \rightarrow A$
B6 10 00	Effective Address: \$1000

STAB \$1003	; (B) \rightarrow \$1003
7B 10 03	Effective Address: \$1003

Effective address is specified by the two bytes following op code



The Direct (DIR) addressing mode

Direct (DIR) Addressing Mode

Instructions which give 8 LSB of address (8 MSB all 0)

LDAA \$20	; $(\$0020) \rightarrow A$
96 20	Effective Address: \$0020

SIX \$21	$; (\mathbf{X}) \rightarrow \$0021:\$0022$
5E 21	Effective Address: \$0021

8-LSB of effective address is specified by byte following op code

The Immediate (IMM) addressing mode

Value to be used is part of instruction

LDAA #\$17	; $\$17 \rightarrow A$
B6 17	Effective Address: PC + 1
ADDA #10	; (A) + $OA \rightarrow A$
8B 0A	Effective Address: PC + 1

Effective address is the address following the op code

The Indexed (IDX, IDX1, IDX2) addressing mode

Effective address is obtained from X or Y register (or SP or PC)

LDAA 0,X A6 00	; Use (X) as address to get value to put in A Effective address: contents of X
INC 2,X–	; Post-decrement Indexed ; Increment the number at address (X),
62 3E	; then subtract 2 from X Effective address: contents of X



EE 308 Spring 2011

	Example	Effective Address	Offset	Value in X After Done	Regi <i>s</i> ters To Use
Constant Offset	LDAA n,X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	LDAA - n, X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postincrement	LDAA n, X+	(X)	1 to 8	(X)+n	X, Y, SP
Preincrement	LDAA n, +X	(X)+n	1 to 8	(X)+n	Х, Ү, SP
Postdecrement	LDAA n, X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	LDAA n, -X	(X)-n	1 to 8	(X)-n	X, Y, SP
ACC Offset	LDAAA,X LDAAB,X LDAAD,X	(X)+(A) (X)+(B) (X)+(D)	0 to FF 0 to FF 0 to FFFF	(X)	X, Y, SP, PC

INDEXED ADDRESSING MODES



Relative (REL) Addressing Mode

The relative addressing mode is used only in branch instructions.

Branch instruction: One byte following op code specifies how far to branch

Treat the offset as <u>a signed number</u>; add the offset to the address following the current instruction to get the address of the instruction to branch to

(BRA)	20 35	$PC + 2 + 0035 \rightarrow PC$
(BRA)	20 C7	$PC + 2 + FFC7 \rightarrow PC$ $PC + 2 = 0030 \rightarrow PC$

Long branch instruction: Two bytes following op code specifies how far to branch

Treat the offset as <u>an unsigned number</u>; add the offset to the address following the current instruction to get the address of the instruction to branch to

(LBEQ) 18 27 02 1A If Z == 1 then PC + 4 + 021A \rightarrow PC If Z == 0 then PC + 4 \rightarrow PC

When writing assembly language program, you don't have to calculate offset You indicate what address you want to go to, and the assembler calculates the offset



Instructions: Machine code, how many cycles to execute, effect on CCR, and branch instructions

CPU cycles of the 68HC12

- 68HC12 works on 48 MHz clock
- Each processor cycle takes 41.7 ns (1/24 MHz) to execute

• You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Core Users Guide.

2000			org \$2000	; Inst	Mode Cycles
2000	C6 0A		ldab #10	; LDAB	(IMM) 1
2002	87	loop:	clra	; CLRA	(INH) 1
2003	04 31 FC		dbne b,loop	; DBNE	(REL) 3
2006	3F		swi	; <i>SWI</i>	9

The program executes the **ldab #10** instruction **once** (which takes one cycle). It then goes through loop **10 times** (which has two instructions, on with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

 $1 + 10 \times (1 + 3) + 9 = 50$

 $50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \text{ }\mu\text{s}$



Effects of instructions on CCR during execution of program.

and the second se	and a second sec	4.60	Machina	Access Detail			
Source Form	Operation	Mode	Coding (hex)	HCS12	M68HC12	SXHI	NZVC
BLS rel8	Branch If Lower or Same (If C + Z = 1) (unsigned)	REL	23 rr	PPP/P ¹	ppp/p1		
BLT rel8	Branch If Less Than (If N @ V = 1) (signed)	REL	2D rr	PPP/P ¹	ppp/p1		00000
BMI rel8	Branch if Minus (if N = 1)	REL	2B rr	DDD/D2	ppp/p1		
BNE rel8	Branch if Not Equal (If Z = 0)	REL	26 rr	ppp/p1	ppp/p1		
BPL rel8	Branch if Plus (if N = 0)	REL	2A TT	ppp/p1	ppp/p1		
BRAINE	Branch Always (f 1 = 1)	REL	20 rr	PPP	PPP		
BRCLR opr84, msk8, rel8 BRCLR opr16a, msk8, rel8 BRCLR opr10, xysp, msk8, rel8 BRCLR opr19,xysp, msk8, rel8 BRCLR opr116,xysp, msk8, rel8	Branch If (M) • (mm) = 0 (If All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh 11 mm rr OF xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	rPPP rfPPP rfPPP rfPPP PrfPPP	rPDP rfPDP rPDP rffPDP frPffPDP		
BRN rel8	Branch Never (If 1 = 0)	REL	21 rr	P	P		
BRSET opr8, mak9, ral8 BRSET opr16a, mak9, ral8 BRSET opr10, xysp, mak9, ral8 BRSET opr19,xysp, mak8, ral8 BRSET opr16,xysp, mak8, ral8	Branch If (M) • (mm) = 0 (f All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E dd nm rr 1E hh 11 mm rr OE xb mm rr OE xb ff mm rr OE xb ce ff mm rr	rDDP rfDPP rDPP rfDPP DrfDDP	rPPP rfPPP rPPP rffPPP frPffPPP		
BSET oprø, msk8 BSET opri &, msk8 BSET oprøJ, nysp, msk8 BSET oprøJ, nysp, msk8 BSET oprøf &, nysp, msk8	(M) + (mm) → M Set Bil(s) in Memory	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb 6e ff mm	rPMO rPMP rPMO rPMP frPMPO	rPOW rPDW rPOW rPWP frPWOP		ΔΔ0-
BSR rel8	(SP) – 2 → SP; RTN _H -RTN _L → M _(SP) -M _(SP+1) Subroutine address → PC Branch to Subroutine	REL	07 rr	SPPP	PPPS		
BVC rel8	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	PPP/P1	ppp/p1		
BVS rel8	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	PPP/P ¹	PPP/P1		
CALL oprites, page CALL oprite, spep, page CALL oprites, spep, page CALL oprites, spep, page CALL (Dury sp) CALL [oprite], spep]	$\begin{array}{l} (SP) - 2 \rightarrow SP; \; RTN_{4} + RTN_{1} \rightarrow M_{(SP)} \cdot M_{(SP-1)} \\ (SP) - 1 \rightarrow SP; \; (PPG) \rightarrow M_{(SP)}; \\ pg \rightarrow PPAGE register; \; Program address \rightarrow PC \\ Call subtroutine in extended memory \\ (Program may be located on another expansion memory page.) \\ Indirect modes get program address \\ and new pg value based on pointer. \end{array}$	EXT IDX IDX1 IDX2 [D,IDX2 [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb cc ff pg 4B xb 4B xb cc ff	gnSsPPP gnSsPPP gnSsPPP fgnSsPPP flignSsPPP flignSsPPP flignSsPPP	gnfSsDVP gnfSsDVP gnfSsDVP fgnfSsDVP flignSsDVP flignSsDVP		
CBA	(A) – (B) Compare 8-Bit Accumulators	INH	18 17	00	00		
CLC	0 → C Translates to ANDCC #\$FE	IMM	10 FE	P	P	10000	0
CLI	0 → I <i>Translatesto</i> ANDCC #\$EF (enables Holt Interrupts)	IMM	10 EF	P	P	0	

Table A-1. Instruction Set Summary (Sheet 3 of 14)

6.3 Condition Code Changes

The following special characters are used to describe the effects of instruction execution on the status bits in the condition code register.

- - Status bit not affected by operation
- 0 Status bit cleared by operation
- 1 Status bit set by operation
- Δ Status bit affected by operation
- ↓ Status bit may be cleared or remain set, but is not set by operation.
- ↑ Status bit may be set or remain cleared, but is not cleared by operation.
- ? Status bit may be changed by operation, but the final state is not defined.
- ! Status bit used for a special purpose



Which branch instruction should you use?

Branch if A > BIs 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0, so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0, so 0xFF < 0x00

Using unsigned numbers: BHI

Using signed numbers: BGT

For unsigned numbers, use branch instructions which checks C bit

For signed numbers, use branch instructions which checks V bit



Reverse Assembly

Disassembly of an HC12 Program

• It is sometimes useful to be able to convert *HC12 op codes* into *mnemonics*.

For example, consider the hex code:

ADDR DATA

2000 C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

• To determine the instructions, use:

Table A-2 of the HCS12 Core Users Guide to start with.Table A-3 for indexed addressing modeTable A-5 for transfer and exchange instructionsTable A-6 for postbyte encoding.

• Use up all the bytes for one instruction, then go on to the next instruction.

C6 05	⇒ LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	⇒ LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	⇒ LDAB 1,X	two to four-byte LDAB, IDX addressing
		mode. Operand $01 \Rightarrow 1, X$, a 5b constant
		offset which uses only one postbyte
18 06	$\Rightarrow ABA$	two-byte ABA, INH addressing mode
04 35 EE	\Rightarrow DBNE X,(-18)	three-byte loop instruction
		Postbyte 35 indicates DBNE X, negative
3F	⇒ SWI	one-byte SWI, INH addressing mode



Stack and Stack Pointer

THE STACK AND THE STACK POINTER

• When we use subroutines and interrupts it is essential to have such a storage region.

• Such a region is called a Stack.

• The **Stack Pointer** (SP) register is used to indicate the location of the last item put onto the stack.

• When you put something onto the stack (**push onto the stack**), the SP is decremented before the item is placed on the stack.

• When you take something off of the stack (**pull from the stack**), the SP is incremented after the item is pulled from the stack.

• Before you can use a stack **you have to initialize the Stack Pointer** to point to one value higher than the highest memory location in the stack.

• Use the LDS (Load Stack Pointer) instruction to initialize the stack point.

• The LDS instruction is usually the first instruction of a program which uses the stack.

• The stack pointer is **initialized only one time** in the program.



PSHA			Pu	lsh i	A or	nto s	Stac	:k	PSHA
Operation:	$(SP) - \$0001 \Rightarrow SP$ $(A) \Rightarrow M_{(SP)}$								
Description:	Stacks by one	Stacks the content of accumulator A. The stack pointer is decremented by one. The content of A is then stored at the address the SP points to.							
	Push ir more C instruct returnir	Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.							
CCP Dotaile:	s x	н	Т	Ν	z	v	с	_	
CCR Details.		-	-	-	-	-	-]	
Source Form	Address Access Detail								cess Detail
Source Form	Mo	de		Object Code				HCS12	M68HC12
PSHA	IN	H	3	6			-	05	05

PSHX Push

Push Index Register X onto Stack



Operation:	$\begin{array}{l} (SP) - \$0002 \Rightarrow SP \\ (X_{H} : X_{L}) \Rightarrow M_{(SP)} : M_{(SP+1)} \end{array}$
Description:	Stacks the content of index reg

n: Stacks the content of index register X. The stack pointer is decremented by two. The content of X is then stored at the address to which the SP points. After PSHX executes, the SP points to the stacked value of the high-order half of X.

Push instructions are commonly used to save the contents of one or more CPU registers at the start of a subroutine. Complementary pull instructions can be used to restore the saved CPU registers just before returning from the subroutine.

CCR Details:

S X H I N Z V C - - - - - - - -

Source Form	Address	Object Code	Access Detail	
Source Form	Mode	Object Code	HCS12	M68HC12
PSHX	INH	34	OS	05



EE 308 Spring 2011

PULA					Ρι	III A	ack	PULA				
Operation:	(M _{(:} (SP	SP)):)+\$	P)) ⇒ A + \$0001 ⇒ SP									
Description:	Acc The	umu s SP	ilato is th	r A is nen i	s loa ncre	aded emer	fror	n the by o	address indicated by ne.	the stack pointer.		
	Pull the sub	Pull instructions are commonly used at the end of a subroutine, to restore the contents of CPU registers that were pushed onto the stack before subroutine execution.										
CCP Dotaile:	s	x	н	I.	N	z	v	с				
CCR Details.	-	-	-	-	-	-	-	-				
6 F		Address			01:-			Access	Detail			
Source Form			Mode			Object Code			HCS12	M68HC12		
PULA			INH		32				ufO	ufO		

PULX	Pull Index Register X from Stack	PULX
Operation:	$\begin{array}{l} (M_{(SP)}:M_{(SP+1)}) \Rightarrow X_{H}:X_{L} \\ (SP) + \$0002 \Rightarrow SP \end{array}$	
Description:	Index register X is loaded from the address in The SP is then incremented by two.	dicated by the stack pointer.
	Pull instructions are commonly used at the end contents of CPU registers that were pushed of subroutine execution.	of a subroutine to restore the nto the stack before
CCR Details:	S X H I N Z V C	
		Access Detail

Source Form	Address	Object Code	Access Detail		
Source Form	Mode	Object Code	HCS12	M68HC12	
PULX	INH	30	UfO	UfO	



Subroutines

• A subroutine is a section of **code which performs a specific task**, usually a task which needs to be executed by different parts of a program.

• Example:

- Math functions, such as square root

• Because a subroutine can be called from different places in a program, you **cannot get out of a subroutine with an instruction such as jmp label** because you would need to jump to different places depending upon which section of code called the subroutine.

• When you want to call the subroutine your code has to save the address where the subroutine should return to. It does this by saving the return address on the stack.

– This is done automatically for you when you get to the subroutine by using the **JSR** (Jump to Subroutine) or **BSR** (Branch to Subroutine) instruction. This instruction **pushes the address** of the instruction following the **JSR/BSR** instruction on the stack.

• After the subroutine is done executing its code it needs to return to the address saved on the stack.

– This is done automatically for you when you return from the subroutine by using the **RTS** (Return from Subroutine) instruction. This instruction **pulls the return address** off of the stack and loads it into the program counter, so the program resumes execution of the program with the instruction following that which called the subroutine.

The subroutine will probably need to use some MC9S12 registers to do its work. However, the calling code may be using its registers for some reason - the calling code may not work correctly if the subroutine changes the values of the HC12 registers.

- To avoid this problem, the subroutine should save the MC9S12 registers before it uses them, and restore the MC9S12 registers after it is done with them.



BSR

Branch to Subroutine

BSR

Operation

 $\begin{array}{l} (SP) - \$0002 \Rightarrow SP \\ RTN_H : RTN_L \Rightarrow M_{SP} : M_{SP+1} \\ (PC) + \$0002 + \Re l \Rightarrow PC \end{array}$

Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address.

Decrements the SP by two, to allow the two bytes of the return address to be stacked.

Stacks the return address (the SP points to the high byte of the return address).

Branches to a location determined by the branch offset.

Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

CCR

Effects

s	х	н	Т	Ν	z	۷	С
I	•	I	I	I	1	I	•

Code and

CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles	
BSR reiß	REL	07 rr	SPPP	

RTS

Return from Subroutine

RTS

Operation

 $(M_{SP}):(M_{SP+1}) \Rightarrow PC_{H}:PC_{L}$ $(SP) + \$0002 \Rightarrow SP$

Restores the value of PC from the stack and increments SP by two. Program execution continues at the address restored from the stack.

CCR Effects

S X H I N Z V C

Code and

CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
RTS	INH	3D	UEPPP



Example of a subroutine to delay for a certain amount of time

; Subroutine to wait for 100 ms

delay:	ldaa	#100	; execute outer loop 100 times
loop2:	ldx	#8000	; want inner loop to last 1ms
loop1:	dbne	x,loop1	; inner loop -3 cycles x 8000 times
	dbne	a,loop2	
	rts		

• Want inner loop to last for 1 ms. MC9S12 runs at 24,000,000 cycles/second, so 1 ms is 24,000 cycles.

• Inner loop should be 24,000 cycles/ (3 cycles/loop) = 8,000 loops (times)

• **Problem:** The subroutine changes the values of registers A and X

• To solve this problem, save the values of A and X on the stack before using them, and restore them before returning.

; Subroutine to wait for 100 ms

delay:	psha		; save registers
loop2: loop1:	pshx ldaa ldx dbne	#100 #8000 x,loop1	; execute outer loop 100 times ; want inner loop to last 1ms ; inner loop – 3 cycles x 8000 times
	dbne pulx pula rts	a,loop2	; restore registers