

### HC12 Addressing Modes

- Inherent, Extended, Direct, Immediate, Indexed, and Relative Modes
- Summary of MC9S12 Addressing Modes
- Using X and Y registers as pointers
- How to tell which branch instruction to use

### Instruction coding and execution

- How to hand assemble a program
- Number of cycles and time taken to execute an MC9S12 program

### The MC9S12 has 6 addressing modes

Most of the HC12's instructions access data in memory There are several ways for the HC12 to determine which address to access

### **Effective address:**

Memory address used by instruction (all modes except INH)

### **Addressing mode:**

How the MC9S12 calculates the effective address



### **HC12 ADDRESSING MODES:**

**INH** Inherent

**IMM** Immediate

**DIR Direct** 

**EXT Extended** 

REL Relative (used only with branch instructions)

IDX Indexed (won't study indirect indexed mode)



## The Inherent (INH) addressing mode

Instructions which work only with registers inside ALU

; Add B to A (A) + (B)  $\rightarrow$  A ABA

18 06

; Clear A  $0 \rightarrow A$ **CLRA** 

87

**ASRA** ; Arithmetic Shift Right A

47

**TSTA** ; Test A (A) - 0x00 Set CCR


97


The HC12 does not access memory

There is no effective address

0x1000 17 35 02 4A C7

0x2000







## The Extended (EXT) addressing mode

Instructions which give the 16-bit address to be accessed

LDAA \$1000 ; (\$1000)  $\rightarrow$  A

**B6 10 00** Effective Address: \$1000

LDX \$1001 ; (\$1001:\$1002)  $\rightarrow$  X

**FE 10 01** Effective Address: \$1001

STAB \$1003 ; (B)  $\rightarrow$  \$1003

**7B 10 03** Effective Address: \$1003

# Effective address is specified by the two bytes following op code

0x1000	17	0x2000	В6	A	
	35		10		
	02		00	Х	
	4A		FE		
	C7		10		
			01		
			7B		
			10		
			0.2		

A		I
x		



### The Direct (DIR) addressing mode

Direct (DIR) Addressing Mode Instructions which give 8 LSB of address (8 MSB all 0)

LDAA \$20 ; (\$0020)  $\rightarrow$  A

**96 20** Effective Address: \$0020

STX \$21 ; (X)  $\rightarrow$  \$0021:\$0022

**5E 21** Effective Address: \$0021

8 LSB of effective address is specified by byte following op code

0x1000	17	0x0020	96
	35		20
	02		5E
	4A		21

A		В
x		



## The Immediate (IMM) addressing mode

Value to be used is part of instruction

LDAA #\$17 ;  $\$17 \rightarrow A$ 

**B6 17** Effective Address: PC + 1

ADDA #10 ; (A) +  $\$0A \rightarrow A$ 

**8B 0A** Effective Address: PC + 1

Effective address is the address following the op code

0x1000	17
	35
	02
	4A
	c7

0x2000	86
	17
	8B
	0 <b>A</b>

A		1
x		



### The Indexed (IDX, IDX1, IDX2) addressing mode

Effective address is obtained from X or Y register (or SP or PC) Simple Forms

LDAA 0,X; Use (X) as address to get value to put in A

**A6 00** Effective address: contents of X

ADDA 5,Y; Use (Y) + 5 as address to get value to add

to

**AB 45** Effective address: contents of Y + 5

## More Complicated Forms

INC 2,X-; Post-decrement Indexed

; Increment the number at address (X),

; then subtract 2 from  $\boldsymbol{X}$ 

**62 3E** Effective address: contents of X

INC 4,+X ; Pre-increment Indexed

; Add 4 to X

; then increment the number at address (X)

**62 23** Effective address: contents of X + 4



Table 3-1. M68HC12 Addressing Mode Summary

Addressing Mode	Source Format	Abbreviation	Description
Inherent	INST (no externally supplied operands)	INH	Operands (if any) are in CPU registers
Immediate	INST #opr8i or INST #opr16i	IMM	Operand is included in instruction stream 8- or 16-bit size implied by context
Direct	INST opr8a	DIR	Operand is the lower 8 bits of an address in the range \$0000–\$00FF
Extended	INST opr16a	EXT	Operand is a 16-bit address
Relative	INST rel8 or INST rel16	REL	An 8-bit or 16-bit relative offset from the current pc is supplied in the instruction
Indexed (5-bit offset)	INST oprx5,xysp	IDX	5-bit signed constant offset from X, Y, SP, or PC
Indexed (pre-decrement)	INST oprx3,-xys	IDX	Auto pre-decrement x, y, or sp by 1 ~ 8
Indexed (pre-increment)	INST oprx3,+xys	IDX	Auto pre-increment x, y, or sp by 1 ~ 8
Indexed (post-decrement)	INST oprx3,xys-	IDX	Auto post-decrement x, y, or sp by 1 ~ 8
Indexed (post-increment)	INST oprx3,xys+	IDX	Auto post-increment x, y, or sp by 1 ~ 8
Indexed (accumulator offset)	INST abd,xysp	IDX	Indexed with 8-bit (A or B) or 16-bit (D) accumulator offset from X, Y, SP, or PC
Indexed (9-bit offset)	INST oprx9,xysp	IDX1	9-bit signed constant offset from X, Y, SP, or PC (lower 8 bits of offset in one extension byte)
Indexed (16-bit offset)	INST oprx16,xysp	IDX2	16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (16-bit offset)	INST [oprx16,xysp]	[IDX2]	Pointer to operand is found at 16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (D accumulator offset)	INST [D,xysp]	[D,IDX]	Pointer to operand is found at X, Y, SP, or PC plus the value in D

# Different types of indexed addressing modes

(Note: We will not discuss indirect indexed mode)



### INDEXED ADDRESSING MODES

## (Does not include indirect modes)

	Example	Effective Address	Offset	Value in X After Done	Registers To Use
Constant Offset	IDAA n,X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	IDAA -n, X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postingrament	LDAA n, X+	(X)	1 to 8	(X)+n	X, Y, SP
Preincrement	LDAA n,+X	(X)+n	1 to 8	(X)+n	X, Y, SP
Postdecrement	LDAA n, X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	LDAA n,-X	(X)-n	1 to 8	(X)-n	X, Y, SP
ACC Offset	IDAA A,X IDAA B,X IDAA D,X	(X)+(A) (X)+(B) (X)+(D)	0 to FF 0 to FF 0 to FFFF	(X)	X, Y, SP, PC

## The data books list three different types of indexed modes:

- Table 3.2 of the S12CPUV2 Reference Manual shows details
- **IDX:** One byte used to specify address
  - Called the postbyte
  - Tells which register to use
  - Tells whether to use autoincrement or autodecrement
  - Tells offset to use



- **IDX1:** Two bytes used to specify address
  - First byte called the postbyte
  - Second byte called the extension
  - Postbyte tells which register to use, and sign of offset
  - Extension tells size of offset
- **IDX2:** Three bytes used to specify address
  - First byte called the postbyte
  - Next two bytes called the extension
  - Postbyte tells which register to use
  - Extension tells size of offset



Table 3-2. Summary of Indexed Operations

Postbyte Code (xb)	Source Code Syntax	Comments rr; 00 = X, 01 = Y, 10 = SP, 11 = PC			
rrOnnnn	n,r n,r n,r	5-bit constant offset n = -16 to +15 r can specify X, Y, SP, or PC			
111rr0zs	n,r –n,r	Constant offset (9- or 16-bit signed) z- 0 = 9-bit with sign in LSB of postbyte(s) 1 = 16-bit if z = s = 1, 16-bit offset indexed-indirect (see below) r can specify X, Y, SP, or PC	-256 ≤ n ≤ 255 -32,768 ≤ n ≤ 65,535		
111rr011	[n,r]	16-bit offset indexed-indirect rr can specify X, Y, SP, or PC	-32,768 ≤ n ≤ 65,535		
rr1pnnnn	n,-r n,+r n,r- n,r+	Auto predecrement, preincrement, postdecrement, of p = pre-(0) or post-(1), n = -8 to -1, +1 to +8 r can specify X, Y, or SP (PC not a valid choice) +8 = 0111 +1 = 0000 -1 = 11118 = 1000	r postincrement;		
111rr1aa	A,r B,r D,r	Accumulator offset (unsigned 8-bit or 16-bit) aa-00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect r can specify X, Y, SP, or PC			
111rr111	[D,r]	Accumulator D offset indexed-indirect r can specify X, Y, SP, or PC			

Indexed addressing mode instructions use a postbyte to specify index registers (X and Y), stack pointer (SP), or program counter (PC) as the base index register and to further classify the way the effective address is formed. A special group of instructions cause this calculated effective address to be loaded into an index register for further calculations:

- Load stack pointer with effective address (LEAS)
- Load X with effective address (LEAX)
- · Load Y with effective address (LEAY)



### Relative (REL) Addressing Mode

The relative addressing mode is used only in branch and long branch instructions.

Branch instruction: One byte following op code specifies how far to branch.

<u>Treat the offset as a signed number</u>; add the offset to the address following the current instruction to get the address of the instruction to branch to

**(BRA) 20 35** PC + 2 + 
$$0035 \rightarrow PC$$

(BRA) 20 C7 PC + 2 + FFC7 
$$\rightarrow$$
 PC  
PC + 2 - 0039  $\rightarrow$  PC

Long branch instruction: Two bytes following op code specifies how far to branch.

<u>Treat the offset as an unsigned number</u>; add the offset to the address following the current instruction to get the address of the instruction to branch to

**(LBEQ) 18 27 02 1A** If 
$$Z == 1$$
 then  $PC + 4 + 021A \rightarrow PC$   
If  $Z == 0$  then  $PC + 4 \rightarrow PC$ 

When writing assembly language program, you don't have to calculate offset. You indicate what address you want to go to, and the assembler calculates the offset



# Summary of MC9S12 addressing modes **ADDRESSING MODES**

Na	me	Example	Op Code	Effective Address
INH	Inherent	ABA	18 06	None
IMM	Immediate	LDAA #\$35	86 35	PC + 1
DIR	Direct	LDAA \$35	96 35	0x0035
EXT	Extended	LDAA \$2035	B6 20 35	0x2035
IDX IDX1 IDX2	Indexed	LDAA 3,X LDAA 30,X LDAA 300,X	A6 03 A6 E0 13 A6 E2 01 2C	X + 3 X + 30 X + 300
IDX	Indexed Postincrement	LDAA 3,X+	A6 32	x (x+3 -> x)
IDX	Indexed Preincrement	LDAA 3,+X	A6 22	X+3 (X+3 -> X)
IDX	Indexed Postdecrement	LDAA 3,X-	A6 3D	x (x-3 -> x)
IDX	Indexed Predecrement	LD <b>AA</b> 3,-X	A6 2D	x-3 (x-3 -> x)
REL	Relative	BRA \$1050 LBRA \$1F00	20 23 18 20 0E CF	PC + 2 + Offset PC + 4 + Offset

### A few instructions have two effective addresses:

• **MOVB #\$AA,\$1C00** Move byte 0xAA (IMM) to address

\$1C00 (EXT)

• **MOVW 0,X,0,Y** Move word from address pointed to by

X (IDX) to address pointed to by Y

(IDX)



### A few instructions have three effective addresses:

• **BRSET FOO,#\$03,LABEL** Branch to LABEL (REL) if bits #\$03 (IMM) of variable FOO (EXT) are set.

### **Using X and Y as Pointers**

- Registers X and Y are often used to point to data.
- To initialize pointer use

ldx #table

not

ldx table

• For example, the following loads the address of table (\$1000) into X; i.e., X will point to table:

**ldx** #table ; Address of table  $\Rightarrow X$ 

The following puts the first two bytes of table (\$0C7A) into X. X will not point to table:

**ldx table**; *First two bytes of table*  $\Rightarrow X$ 

• To step through table, need to increment pointer after use

ldaa 0,x inx

or

ldaa 1,x+



	Data	Address			
table	0C 7A D5 00 61 62 63	\$1000 \$1001 \$1002 \$1003 \$1004 \$1005 \$1006	table:	org dc.b dc.b dc.b dc.b	\$1000 12,122,-43,0 'a' 'b' 'c' 'd'
	64	\$1007			



## Which branch instruction should you use?

Branch if A > B

Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0, so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0, so 0xFF < 0x00

Using unsigned numbers: **BHI** (checks C bit of CCR)

Using signed numbers: **BGT** (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit



### **Hand Assembling a Program**

To hand-assemble a program, do the following:

- **1**. Start with the org statement, which shows where the first byte of the program will go into memory.
- (e.g., org \$2000 will put the first instruction at address \$2000.)
- **2**. Look at the first instruction. Determine the addressing mode used.
- (e.g., **ldab** #10 uses IMM mode.)
- **3**. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode. (e.g., **ldab IMM** has object code **C6 ii**.)
  - Table A.1 of S12CPUV2 Reference Manual has a concise summary of the instructions, addressing modes, op-codes, and cycles.
- **4**. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary. (e.g., **ldab** #10 becomes **C6** 0**A**.)
- **5.** Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction. (e.g., \$2000 + 2 = \$2002 will be the starting address of the next instruction.)



org \$2000 ldab #10

loop: clra

dbne b,loop

swi

Freescale HC12-Assembler (c) Copyright Freescale 1987-2010

# Abs. Rel. Loc Obj. code Source line

1	1			
2	2	0000 2000	prog: equ	\$2000
3	3		org	prog
4	4	a002000 C60A	ldal	o #10
5	5	a002002 87	loop: clra	l
6	6	a002003 0431 FC	dbn	e b,loop
7	7	a002006 3F	swi	

### Table A-1. Instruction Set Summary (Sheet 7 of 14)

	1	Addr.	Machine	Acce	oss Dotail		<del></del>
Source Form	Operation	Mode	Coding (hex)	HCS12	M68HC12	SXHI	NZVC
LBGT raht 6	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)	REL	18 2E qq rr	0999/0901	OPPP/OPO <sup>1</sup>		
LBHI rohii	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	0999/0901	OPPP/OPO <sup>1</sup>		
LBHS rah 6	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	oppp/opo <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLE rah 6	Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)	REL	18 2F qq rr	OPPP/OPO <sup>1</sup>	оррр/оро1		
LBLO rehs	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	OFFF/GFO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLS rah 6	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	OPPP/GPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLT re/h6	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	OPPP/GPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBMI ral 16	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	oppp/opo <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBNE raft 6	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	oppp/opo <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBPL raft 6	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	0999/0901	OPPP/OPO <sup>1</sup>		
LBRA raft 6	Long Branch Always (f 1-1)	REL	18 20 qq rr	OFFF	OPPP		
LBRN ral 16	Long Branch Never (f 1 = 0)	REL	18 21 qq rr	090	OPO		
LBVC rah 6	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	oppp/opol	OPPP/OPO <sup>1</sup>		
LBVS rehte	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	0999/0901	OPPP/OPO <sup>1</sup>		
LDAA #oprai LDAA oprai LDAA oprai LDAA oprai LDAA oprai yasp LDAA oprai (xysp LDAA (bysp) LDAA (bysp)	(M) → A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 11 96 dd 86 hh 11 A6 xb A6 xb ff A6 xb ee ff A6 xb ee ff A6 xb	P	p rfp r09 rfp r90 frep f1frfp		ΔΔ0-
LDAB soprei LDAB oprei LDAB (Jysp) LDAB (Jysp) LDAB (Jysp)	(M) → B Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 11 D6 dd F6 hh 11 E6 xb E6 xb ff E6 xb ff E6 xb ge ff E6 xb ge ff	p rpf rp0 rpf rp0 frpp fifrpf fifrpf	p rfp r09 rfp r90 fr99 fifrfp		ΔΔ0-
LDD #opr16i LDD opr8a LDD opr16a LDD opr16a LDD opr16, yysp LDD opr16, yysp LDD opr16, yysp LDD (Dyr16, yysp) LDD [Dyr16, yysp) LDD [opr16, yysp) LDD [opr16, yysp)	(M-M+1) → A:B Load Double Accumulator D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC hh 11 EC xb EC xb ff EC xb ee ff EC xb ee ff EC xb ee ff	PO RPF RPO RPF RPO FRPP FIFRPF FIFRPF	OP REP ROP REP EXPP EIEREP EIEREP EIPREP		ΔΔΟ-

Note 1. OPPPIOPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

### Table A-1. Instruction Set Summary (Sheet 3 of 14)

		Addr.	Machine	Access [	otail		
Source Form	Operation	Mode	Coding (hex)	HCS12	M68HC12	SXHI	NZVC
BLS no.18	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	PPP/p <sup>1</sup>	ppp/p <sup>1</sup>		
BLT rale	Branch if Less Than (if N ⊕ V = 1) (signed)	REL	2D rr	PPP/pl	ppp/pl		
BMI rol8	Branch if Minus (if N = 1)	REL	2B rr	ppp/pl	ppp/pl		
BNE rol8	Branch if Not Equal (if Z = 0)	REL	26 rr	PPP/p1	PPP/p <sup>1</sup>		
BPL note	Branch if Plus (if N = 0)	REL	2A rr	ppp/pl	ppp/pl		
BRAnde	Branch Always (if 1 = 1)	REL	20 rr	PPP	PPP		
BRCLR oprisa, msk8, ral8 BRCLR oprisa, msk8, ral8 BRCLR opris0, xysp, msk8, ral8 BRCLR opris0, xysp, msk8, ral8	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1	4F dd mm rr 1F hh 11 mm rr 0F xb mm rr 0F xb ff mm rr	1999 1999 1999 1999	r999 rf999 r999 rff999		
BROLR opnote sysp, make, rale		IDX2	OF xb ee ff mm rr	Prfppp	ErPEEPPP		
BRN rade	Branch Never (if 1 = 0)	REL	21 rr	P	P		
BRSET oprit, msk8, ral8 BRSET oprit&a, msk8, ral8 BRSET oprit@, xysp, msk8, ral8 BRSET oprit@,xysp, msk8, ral8 BRSET oprit@,xysp, msk8, ral8	Branch if [M] • [mm] = 0 (if All Selected Elt(s) Set)	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh 11 mm rr 0E xb mm rr 0E xb ff mm rr 0E xb Ge ff mm rr	#999 #1999 #1999 #1999 P#1999	1999 16999 1999 166999 16966999		
BSET opr8, msk8 BSET opr16u, msk8 BSET opr00_xysp, msk8 BSET opr01/xysp, msk8 BSET opr016,xysp, msk8	(M) + (mm) → M Set Bit(s) in Memory	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb ee ff mm	rPMO rPMP rPMO rPMP frPMPO spep	rPOw rPOw rPOW rPoP frPoOP		ΔΔ0-
BSR relig	(SP) − 2 → SP; HTN <sub>E</sub> ;HTN <sub>L</sub> → M <sub>[SP]</sub> ;M <sub>[SP+1]</sub> Subroutine address → PC Branch to Subroutine	REL	07 rr	SPPP	PPPS		
BVC redb	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	ppp/pl	ppp/p <sup>1</sup>		
BVS ral8	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	ppp/p <sup>1</sup>	ppp/pl		
CALL oprifiles, parge CALL oprice, sysp., parge CALL oprice, sysp., parge CALL oprice, sysp., parge CALL (Dunyap) CALL (oprice 6, sysp.)	(SP) - 2 → SP; RTN <sub>L</sub> ; RTN <sub>L</sub> → M <sub>SP</sub> ; M <sub>(SP-1)</sub> (SP) - 1 → SP; (PPG) → M <sub>SP</sub> ; pg → PPAGE register, Program address → PC Call subroution in extended on another expansion memory page.)	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb se ff pg 4B xb 4B xb se ff	gnSeppp gnSeppp gnSeppp fgnSeppp flignSeppp flignSeppp	gnf5#PPP gnf5#PPP gnf5#PPP fgnf5#PPP flign5#PPP flign5#PPP		
	and new pg value based on pointer.						
CBA	(A) – (B) Compare 8-Bit Accumulators	INH	18 17	00	00		ΔΔΔΔ
CLC	0 → C Translates to ANDCC #\$FE	IMM	10 FE	P	2		0
CLI	0 → I Translates to ANDCC #\$EF (enables I-bit interrupts)	IMM	10 EF	P	Dr.	0	
CLR opriSa CLR opnat xysp CLR opnat xysp CLR (p.nysp) CLR (p.nysp) CLR (c.nysp) CLRA CLRA	0 → M Clear Memory Location  0 → A Clear Accumulator A  0 → B Clear Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ee ff 69 xb ee ff 87 C7	PwO Pw PwO PwP Pifw Pifw PiPw O	WOP PWO PWOP PIEPW PIEPW O O		0100
CLV	0 → V Translates to ANDCC #\$FD	IMM	10 FD	P	P		0-

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

### Table A-1. Instruction Set Summary (Sheet 4 of 14)

e	0	Addr.	Machine	Access Detail		SXHI	NZVC
Source Form	Operation	Mode	Coding (hex)	HCS12	M68HC12	2711	NZVC
CMPB #opr8i CMPB opr8a	(B) – (M)	DIR	Cl ii Dl dd	p rpf	rfp		ΔΔΔΔ
CMPB opri6a	Compare Accumulator B with Memory	EXT	F1 hh 11	190	±00		
CMPB oprix0_xysp		IDX	El xb	rPf	rfr		
CMPB opnx8,xysp		IDX1	El xb ff	r90	rPO		
CMPB oprox16,xysp		IDX2	El xb ee ff	free	free		
CMPB [D,xysp]		[D,IDX] IDX(2)	El xb El xb ee ff	fifePf fipePf	fifrfp firrfr		
CMPB [qprx16,xysp]		4 4					
COM opr18a COM oprxi0_xysp	$(\overline{M}) \rightarrow M$ equivalent to \$FF - $(M) \rightarrow M$	EXT	71 hh 11 61 xb	rPw0 rPw	rOPw		ΔΔ01
COM apricitysp	1's Complement Memory Location	IDX1	61 xb ff	r9w0	rPOw		
COM oprx16,xysp		IDX2	61 xb ee ff	ErPeP	ErPPw		
COM [D,xysp]		[D,IDX]	61 xb	fifrPw	fifrFw		
COM [aprix16,xysp]	(A) → A Complement Accumulator A	[1002]	61 xb ee ff	EIPrPw	EIPrPw		
COMA	(B) → B Complement Accumulator B	INH	41 51	0	0		
	1.7			_	_		
CPD #aprilai	(A:B) - (M:M+1) Company D to Mombay (46-Bir)	DIR	8C jj kk 9C dd	PO RPE	or Rfr		ΔΔΔΔ
CPD opinSu CPD opinSu	Compare D to Memory (16-Bit)	EXT	BC hh 11	RP1 RPO	REF		
CPD opnio xysp		IDX	AC xb	RPE	REP		
CPD opnosysysp		IDX1	AC xb ff	RPO	RPO		
CPD apport 6 years		IDX2	AC xb ee ff	ERPP	farr		
CPD [D,xysp]		(D,IDX)	AC xb	EIERPE	fifzfp		
CPD [opox16,xysp]		[100(2]]	AC xb ee ff	fipppf	fipsfp		
CPS#apr16i	(SP) - (M:M+1)	IMM	8F jj kk	PO	OF		$\Delta\Delta\Delta\Delta\Delta$
CPS oprisu	Compare SP to Memory (16-Bit)	DIR	9F dd	RPE	RfF		
CPS opri6a CPS opri0_xysp		EXT	BF hh 11 AF xb	RPE	REP		
CPS opnol xysp		IDX1	AF xb ff	RPO	RPO		
CPS oprox16_xysp		10002	AF xb ee ff	ERPP	Expe		
CPS [D,xysp]		[D,IDX]	AF xb	EIERPE	fifzfp		
CPS [oprati6.xysp]		[1002]	AF xb ee ff	EIPRPE	firefr		
CPX #apr16i	(X) - (M:M+1)	IMM	8E jj kk	PO	OF		$\Delta\Delta\Delta\Delta\Delta$
CPX opr8a	Compare X to Memory (16-Bit)	DIR	9E dd	RPf	REP		
CPX opri6a CPX opri0_xysp		EXT	HE hh 11 AE xb	RPO RPE	ROP		
CPX opniQxysp		IDX1	AE xb ff	RPO	RPO		
CPX oprox16,xysp		IDX2	AE xb ee ff	ERPP	ERRY		
CPX [D,xysp]		[D,IDX]	AE xb	EIERPE	fifzfp		
CPX [qprxrt6,xysp]		[IDX2]	AE xb ee ff	EIPRPE	firefr		
CPY #opr16i	(Y) - (M:M+1)	IMM	8D jj kk	PO	OF		$\Delta\Delta\Delta\Delta\Delta$
CPY oprise	Compare Y to Memory (16-Bit)	DIR	9D dd	RPE	REP		
CPY oprilea		IDX	BD hh 11 AD xb	RPO RPF	ROP		
CPY opnx0_xysp CPY opnx0_xysp		IDX1	AD XD AD XD ff	RPO	RPO		
CPY opox18,xysp		IDX2	AD xb ee ff	frpp	ferr		
CPY [D,xysp]		[D,IDX]	AD xb	EIERPE	fifzfp		
CPY [qp/xrt6,xysp]		[10002]	AD xb ee ff	EIPRPE	firstr		
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	ofo	ofo		ΔΔ?Δ
DBEQ abdxys, relit	(ontr) - 1 → ontr	REL	04 1b rr	PPF (branch)	PPP		
	if (ontr) = 0, then Branch	(9-bit)		PPO (no			
	else Continue to next instruction			branch)			
	Decrement Counter and Branch if = 0						
	(ontr = A, B, D, X, Y, or SP)						
DBNE abdxys, ral9	(ontr) - 1 → ontr	REL	04 1b rr	PPP (branch)	PPP		
Durk akkya, Nes	(cntr) = 1 → cntr If (ontr) not = 0, then Branch:	(9-bit)	04 10 11	PPO (no			
	else Continue to next instruction	,		branch)			
		l					
	Decrement Counter and Branch if ≠ 0						
	(ontr = A, B, D, X, Y, or SP)						oxdot



### MC9S12 Cycles

- 68HC12 works on 48 MHz clock
- A processor cycle takes 2 clock cycles –P clock is 24 MHz
- Each processor cycle takes **41.7 ns** (1/24 MHz) to execute
- An instruction takes from **1** to **12** processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the S12CPUV2 Core Users Guide.
  - For example, **LDAA** using the **IMM** addressing mode shows one CPU cycle (of type P).
  - LDAA using the EXT addressing mode shows three CPU cycles (of type rPO).
  - Section 6.6 of the S12CPUV2 Reference Manual explains what the MC9S12 is doing during each of the different types of CPU cycles.

```
2000
                    org $2000
                                ; Inst
                                        Mode
                                               Cycles
                     ldab #10
2000 C6 0A
                                ; LDAB (IMM)
                                                 1
2002 87
               loop: clra
                                ; CLRA (INH)
                                                 1
                     dbne b,loop ; DBNE (REL)
2003 04 31 FC
                                                 3
2006 3F
                                 ; SWI
                                                 9
                     swi
```

How many cycles does it take? How long does it take to execute?



The program executes the **ldab** #10 instruction **once** (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \text{ μs}$$



LDAB

Load B

LDAB

Operation  $(M) \Rightarrow B$ 

ог

 $imm \Rightarrow B$ 

Loads B with either the value in M or an immediate value.

CCR

Effects

S	X	Н	I	N	Z	٧	С	
-	-	-	-	Δ	Δ	0	-	

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8i LDAB opr8a LDAB opr16a LDAB oprx0_xysppc LDAB oprx16,xysppc LDAB [D,xysppc] LDAB [O,xysppc] LDAB [oprx16,xysppc]	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 ii D6 dd F6 hh ll E6 xb E6 xb ff E6 xb ee ff E6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf



**CLRA** 

Clear A

**CLRA** 

Operation:  $0 \Rightarrow A$ 

Description: All bits in accumulator A are cleared to 0.

CCR Details:

S	Х	Н	- 1	N	Z	V	С
ı	-	-	-	0	1	0	0

N: 0; clearedZ: 1; setV: 0; clearedC: 0; cleared

Source Form	Address	Object Code	Access Detail	
Source Form	Mode	Object Code	HCS12	M68HC12
CLRA	INH	87	0	0



# **DBNE**

#### Decrement and Branch if Not Equal to Zero

**DBNE** 

**Operation:** (Counter)  $-1 \Rightarrow$  Counter

If (Counter) not = 0, then (PC) +  $$0003 + Rel \Rightarrow PC$ 

Description: Subtract one from the specified counter register A, B, D, X, Y, or SP. If the

counter register has not been decremented to zero, execute a branch to the specified relative destination. The DBNE instruction is encoded into three bytes of machine code including a 9-bit relative offset (–256 to +255

locations from the start of the next instruction).

IBNE and TBNE instructions are similar to DBNE except that the counter is incremented or tested rather than being decremented. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be performed.

CCR Details:

S	Х	Н	ı	N	Z	V	С
_	-	-	-	-	-	-	-

Source Form	Address	Object Code <sup>(1)</sup>	Access Detail		
Source Form	Mode	Object Code.	HCS12	M68HC12	
DBNE abdxys, rel9	REL	04 lb rr	PPP/PPO	PPP	

Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (DBEQ – 0)
or not zero (DBNE – 1) versions, and bit 4 is the sign bit of the 9-bit relative offset. Bits 7 and 6 would be 0:0 for DBNE.

Count Register	Bits 2:0	Source Form	Object Code (If Offset is Positive)	Object Code (If Offset is Negative)
Α	000	DBNE A, rel9	04 20 rr	04 30 rr
В	001	DBNE B, rel9	04 21 rr	04 31 rr
D	100	DBNE D, rel9	04 24 rr	04 34 rr
X	101	DBNE X, rel9	04 25 rr	04 35 rr



# SWI

#### Software Interrupt

SWI

Operation: (SP) –  $\$0002 \Rightarrow$  SP; RTN<sub>H</sub>: RTN<sub>L</sub>  $\Rightarrow$  (M<sub>(SP)</sub>: M<sub>(SP+1)</sub>)

 $\begin{array}{l} (\text{SP}) - \$0002 \Rightarrow \text{SP}; \ Y_{\text{H}} : Y_{\text{L}} \Rightarrow (M_{(\text{SP})} : M_{(\text{SP+1})}) \\ (\text{SP}) - \$0002 \Rightarrow \text{SP}; \ X_{\text{H}} : X_{\text{L}} \Rightarrow (M_{(\text{SP})} : M_{(\text{SP+1})}) \\ (\text{SP}) - \$0002 \Rightarrow \text{SP}; \ B : A \Rightarrow (M_{(\text{SP})} : M_{(\text{SP+1})}) \\ \end{array}$ 

 $(SP) - \$0001 \Rightarrow SP; CCR \Rightarrow (M_{(SP)})$ 

1 ⇒ I

(SWI Vector) ⇒ PC

Description: Causes an interrupt without an external interrupt service request. Uses the

address of the next instruction after SWI as a return address. Stacks the return address, index registers Y and X, accumulators B and A, and the CCR, decrementing the SP before each item is stacked. The I mask bit is then set, the PC is loaded with the SWI vector, and instruction execution resumes at that location. SWI is not affected by the I mask bit. Refer to

Section 7. Exception Processing for more information.

CCR Details:

5	X	н		N		٧	C
-	-	-	1	-	-	-	ı

1; set

	Source Form	Address Mode	Object Code	Access Detail	
				HCS12	M68HC12
	SWI	INH	3F	VSPSSPSsP <sup>(1)</sup>	VSPSSPSsp <sup>(1)</sup>

The CPU also uses the SWI processing sequence for hardware interrupts and unimplemented opcode traps. A variation
of the sequence (VfPPP) is used for resets.