

- MC9S12 Assembler Directives
- A Summary of MC9S12 Instructions
- Disassembly of MC9S12 op codes
 - Review of Addressing Modes
 - Which branch instruction to use (signed vs unsigned)
 - o Using X and Y registers as pointers
 - Hand assembling a program
 - How long does a program take to run?
 - o Assembler directives
 - How to disassemble an MC9S12 instruction sequence

Summary of HCS12 addressing modes

Na	me	Example	Op Code	Effective Address
INH	Inherent	ABA	18 06	None
IMM	Immediate	LDAA #\$35	86 35	PC + 1
DIR	Direct	LDAA \$35	96 35	0x0035
EXT	Extended	LDAA \$2035	B6 20 35	0x2035
IDX IDX1 IDX2	Indexed	LDAA 3,X LDAA 30,X LDAA 300,X	A6 03 A6 E0 13 A6 E2 01 2C	X + 3 X + 30 X + 300
IDX	Indexed Postincrement	LDAA 3, X+	A6 32	x (x+3 -> x)
IDX	Indexed Preincrement	ldaa 3,+x	A6 22	X+3 (X+3 -> X)
IDX	Indexed Postdecrement	LDAA 3, X-	A6 3D	x (x-3 -> x)
IDX	Indexed Predecrement	LDAA 3,-X	A6 2D	x-3 (x-3 -> x)
REL	Relative	BRA \$1050 LBRA \$1F00	20 23 18 20 OE CF	PC + 2 + Offset PC + 4 + Offset

ADDRESSING MODES



A few instructions have two effective addresses:

• MOVB #\$AA,\$1C00	Move byte 0xAA (IMM) to address \$1C00 (EXT)
• MOVW 0,X,0,Y	Move word from address pointed to by X (IDX) to address pointed to by Y (IDX)

A few instructions have three effective addresses:

• **BRSET FOO,#\$03,LABEL** Branch to LABEL (REL) if bits #\$03 (IMM) of variable FOO (EXT) are set.



Using X and Y as Pointers

• Registers X and Y are often used to point to data.

• To initialize pointer use

ldx #table

not

ldx table

• For example, the following loads the address of table (\$1000) into X; i.e., X will point to table:

ldx #table ; *Address of table* \Rightarrow *X*

The following puts the first two bytes of table (\$0C7A) into X. X will **not** point to table:

ldx table ; *First two bytes of table* \Rightarrow *X*


• To step through table, need to increment pointer after use

ldaa 0,x inx

or

ldaa 1,x+





Which branch instruction should you use? Dranch if A > P

Branch if A > B Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0, so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0, so 0xFF < 0x00

Using unsigned numbers: **BHI** (checks C bit of CCR)

Using signed numbers: **BGT** (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit



Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the org statement, which shows where the first byte of the program will go into memory.

(e.g., org \$2000 will put the first instruction at address \$2000.)

2. Look at the first instruction. Determine the addressing mode used.

(e.g., **ldab** #10 uses IMM mode.)

3. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode. (e.g., **Idab IMM** has object code **C6 ii**.)

• Table A.1 of the S12CPUV2 Reference Manual has a concise summary of the instructions, addressing modes, op-codes, and cycles.

4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary. (e.g., **ldab #10** becomes **C6 0A**.)

5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction. (e.g., \$2000 + 2 = \$2002 will be the starting address of the next instruction.)



org \$2000 ldab #10 loop: clra dbne b,loop swi

Freescale HC12-Assembler (c) Copyright Freescale 1987-2010

Abs. Rel. Loc Obj. code Source line ----- ------____ ___ 1 1 2 0000 2000 prog: equ \$2000 2 3 3 org prog 4 4 a002000 C60A ldab #10 5 5 a002002 87 loop: clra 6 6 a002003 0431 FC dbne b,loop 7 a002006 3F 7 swi



	1	Addr			Access Detail		
Source Form	Operation	Mode	Machine Coding (hex)	HCS12	M68HC12	SXHI	NZVC
LBGT rate	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$) (signed)	REL	18 2E qq rr	OPPP/OPO ¹	OPPP/OP01		
LBHIrehs	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	OPPP/OPO ¹	OPPP/OP01		
LBHS rult 6	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	0999/0901	OPPP/OP01		
LBLE rate	Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$) (signed)	REL	18 2F qq rr	OPPP/OPO ¹	OPPP/OP01		
LBLO rehts	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	OFFF/OFO ¹	OPPP/OP01		
LBLS reh 6	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	0999/0901	OPPP/OP01		
LBLT re/h6	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	OPPP/OPO ¹	OPPP/OP01		
LBMI rol 16	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	OFFF/OFO ¹	OPPP/OP01		
LBNE raft 6	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	OPPP/OP01	OPPP/OP01		
LBPL rel16	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	OPPP/OP01	OPPP/OP01		
LBRA raft 6	Long Branch Always (f 1–1)	REL	18 20 qq rr	OFFF	OPPP		
LBRN rol 16	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	090	090		
LBVC raft 6	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	OFFF/OFO1	OPPP/OP01		
LBVS/re/t6	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	OFFF/OFO1	OPPP/OP01		
LDAA #opr8i LDAA opr8a LDAA opr16a LDAA opr10_xysp LDAA opr16_xysp LDAA (pxr16_xysp LDAA [D,xysp] LDAA [D,xysp]	(M) → A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 11 96 dd B6 hh 11 A6 xb A6 xb ff A6 xb GG ff A6 xb A6 xb GG ff	P rPf rP0 rPf frP0 frPp fifrPf fiprpf	7 rfP r0P rfF rPO frPP ffrfP fffrfP ffprfP		AA0-
LDAB soprosi LDAB oprisa LDAB oprisa LDAB oprisa LDAB oprisa, sopp LDAB oprisa, sopp LDAB (Dugop) LDAB (Dugop) LDAB (oprisa, sugap)	$(M) \rightarrow B$ Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 11 D6 dd F6 hh 11 E6 xb E6 xb ff E6 xb G0 ff E6 xb G0 ff E6 xb G0 ff	p rPf rP0 rPf frP0 frP9 fifrPf fiprPf	p rfp r0p rfp r90 fr9p flfrfp flfrfp flprfp		ΔΔ0-
LDD #opr16i LDD gor8a LDD gor8a LDD gor80_xyap LDD gorx0_xyap LDD gorx16_xyap LDD [Joysp] LDD [gorx16_xyap]	(M:H+1) → A:B Load Double Accumulator D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd PC hh 11 EC xb EC xb ff EC xb Ge ff EC xb Ge ff	PO RPF RPO RPF FRPO fIRPP fIFRPF fIPRPF	0P RfP RDP RfP RPO fRPP fIFRFP fIFRFP fIFRFP		ΔΔ0-

Table A-1. Instruction Set Summary (Sheet 7 of 14)

Note 1. OPPP/OPO indicates this instruction takes four cycles to refil the instruction queue if the branch is taken and three cycles if the branch is not taken.



		Addr.	Machine	Access D	otail		
Source Form	Operation	Mode	Coding (hex)	HCS12	M68HC12	SXHI	NZVC
BLS DB	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	PPP/p ¹	ppp/p ¹		
BLT ral8	Branch if Less Than (if N @ V = 1) (signad)	REL	2D rr	ppp/pl	PPP/p1		
BMI ral8	Branch if Minus (if N = 1)	REL	2B rr	PPP/P ¹	PPP/P ¹		
BNE rel8	Branch if Not Equal (if Z = 0)	REL	26 rr	PPP/p1	PPP/p ¹		
BPL of	Branch if Plus (if N = 0)	REL	2A rr	PPP/p ¹	PPP/p ¹		
BRArel8	Branch Always (if 1 – 1)	REL	20 rr	222	125		
BRCLR opr8a, msk8, nal8 BRCLR opr16a, msk8, nal8 BRCLR opr02, xyap, msk8, nal8 BRCLR opr03,xyap, msk8, nal8 BRCLR opr016,xyap, msk8, nal8	Branch if (M) + (mm) – 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh 11 mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	1999 1999 1999 1999 1999 1999	rPPP rEPPP rPPP rEEPPP frPEEPPP		
BRN rals	Branch Never (if 1 = 0)	REL	21 rr	P	2		
BRSET oprå, mskå, ralå BRSET opråa, mskå, ralå BRSET opra2, sysp, mskå, ralå BRSET opra2, sysp, mskå, ralå BRSET opra16, sysp, mskå, ralå	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh 11 mm rr 0E xb mm rr 0E xb ff mm rr 0E xb qq ff mm rr	1999 1999 1999 1999 1999 1999	r1777 rE1777 r1777 r1777 rE1777 frPEE777		
BSET opr8, mak8 BSET opr16a, mak8 BSET opr00_xyap, mak8 BSET opr016,xyap, mak8 BSET opr16,xyap, mak8 BSET opr16,xyap, mak8	$(M) + (mm) \rightarrow M$ Set Bit(s) in Memory $(SP) - 2 \rightarrow SP; HTN_{6}; HTN_{6} \rightarrow M_{SP}; M_{(SP+1)}$	DIR EXT IDX IDX1 IDX2 REL	4C ddimn 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb se ff mm 07 rr	2040 2040 2040 2040 2040 2040 2040 2040	r POw r POw r POw r PWP Er PWOP P PPPS		ΔΔ0-
DUTING	Subroutine address → PC Branch to Subroutine	net	07.11				
BAC very B	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	ppp/p1	PPP/p ¹		
BVS rel8	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	PPP/p1	PPP/p ¹		
CALL opr16a, page CALL opratizycep, page CALL opratizycep, page CALL opratizycep, page CALL (pratisizycep, page CALL [0,xysp] CALL [oprati6, xysp]	(SP) - 2 → SP; HTN _L PHTN _L → M _(SP) M _(SP+1) (SP) - 1 → SP; (PPG) → M _(SP) ; pg → PPAGE register; Program address → PC Call subroutine in extanded memory (Program may be located on another expansion memory page.) Indirect modes get program address and new pg value based on pointer.	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb ee ff pg 4B xb ee ff 4B xb ee ff	gnSxPPP gnSxPPP gnSxPPP fgnSxPPP fingSxPPP flignSxPPP	gnf5x777 gnf5x777 gnf5x777 fgnf5x777 flign5x777 flign5x777		
CBA	(A) - (B) Compare 8-Bit Accumulators	INH	18 17	00	00		ΔΔΔΔ
CLC	0 → C Translates to ANDCC #\$FE	IMM	10 FE	2	P		0
сц	0 → 1 Translates to ANDCC #\$EF (enables l-bit interrupts)	IMM	10 EF	2	7	0	
CLR opr/18a CLR opr/02.xysp CLR opr/02.xysp CLR (opr/02.xysp) CLR (opr/16.xysp) CLR (opr/16.xysp) CLR CLR CLR CLR	0 → M Clear Memory Location 0 → A Clear Accumulator A 0 → B Clear Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ee ff 69 xb ee ff 69 xb ee ff 87 C7	PwO Pw PwO PwP PIfw PIfw 0 0	WOP Pwo PwO PIEPw PIEPw O O		0100
	0 → V Translates to ANDCC #\$FD union takes three ouries to refil the instruction queue if the ho		10 FD	P	P		0-

Table A-1. Instruction Set Summary (Sheet 3 of 14)

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.



Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail HCS12	MERHC12	SXHI	NZVC
CMPB #opr8/	(B) - (M)	IMM	C1 11	P	2		
CMPB opres	Compare Accumulator B with Memory	DIR	D1 dd	rPf	rfP		
CMPB opr16a CMPB oprx0_xysp		EXT	F1 hh 11 E1 xb	r90 r9f	rOP		
CMPB opxx0.xysp		IDX1	El xb ff	191	110		
CMPB optx16,xysp		100(2	El xb ee ff	fr99	free		
CMPB [D,xysp]		[D,IDX]	El xb	fifrpf	EIErEP		
CMPB [qprx:16,xysp]		[1002]	El xb ee ff	EIPepE	EIPrEP		
COM opr16a	$(\overline{M}) \rightarrow M$ equivalent to \$FF - $(M) \rightarrow M$	EXT	71 hh 11	r Pw0	TOPW		ΔΔ01
COM apro2_xysp COM apro2_xysp	1's Complement Memory Location	IDX1	61 xb 61 xb ff	rPw rPw0	rPw rPOw		
COM op rx16, xysp		ID02	61 xb ee ff	ErPwP	frPPw		
COM [D, xysp]		(D,IDX)	61 xb	fIfrPw	EIErPw		
COM [aprix16,xysp] COMA	(A) → A Complement Accumulator A	[IDX2]	61 xb ee ff 41	fIFrFw O	EIPrPw		
COMB	(B) → B Complement Accumulator B	INH	51	0	0		
CPD #qpr18i	(A:B) - (M:M+1)	DIR	8C 11 kk	PO	OP		$\Delta\Delta\Delta\Delta$
CPD opr8a CPD opr16a	Compare D to Memory (16-Bit)	EXT	9C dd BC hh 11	RPE	REP		
CPD oprot0_xysp		IDX	AC xb	RPE	REP		
CPD oppos9,sysp		IDX1	AC xb ff	RPO	RPO		
CPD oproct 6, xysp		1D0(2	AC xb ee ff AC xb	frpp fifrpf	ERPP		
CPD [D,xysp] CPD [opx:16,xysp]		[D,IDX] [IDX2]	AC XD ee ff	fippf	EIEREP EIPREP		
CPS #opr16	(SP) - (M:M+1)	INM	8F jj kk	PD	OP		
CPS oprau CPS oprau	Compare SP to Memory (16-Bit)	DIR	9F dd	RPE	REP		
CPSoprilla CPSopra2_xysp		IDX	HF hh 11 AF xb	RPE	REP		
CPSoproRxysp		IDX1	AF xb ff	RPO	RPO		
CPS optitie xysp		100(2	AF xb ee ff	ERPP	ERPP		
CPS [D,xysp]		[D,IDX] [IDX2]	AF xb AF xb ee ff	fifrpf fiprpf	EIEREP EIPREP		
CPS [aprix16,xysp] CPX #apr16	(X) - (M:M+1)	IMM		20			4444
CPX corse	Compare X to Memory (16-Bit)	DB	BE jj kk 9E dd	RPE	OP RÉP		4444
CPXopri6a	compare a to maintage (no trag	EXT	BE hh 11	RPO	ROP		
CPX oprx0_xysp		IDX	AE xb	RPE	REP		
CPX operations CPX operations		IDX1 IDX2	AE xb ff AE xb ee ff	RPO ERPP	RPO ERPP		
CPX [D,xysp]		[D,IDX]	AE xb	fifrpf	FIEREP		
CPX [aprx:16,xysp]		[[D02]	AE xb ee ff	EIPRPE	EIPREP		
CPY #opr16i	(Y) - (M:M+1)	IMM	8D jj kk	20	07		$\Delta\Delta\Delta\Delta$
CPY opr8a CPY opr16a	Compare Y to Memory (16-Bit)	DIR	9D dd BD hh 11	RPE	REP		
CPY opni0_xysp		IDX	AD xb	RPE	REP		
CPY oppoR xysp		IDX1	AD xb ff	RPO	RPO		
CPY optic16, sysp		IDX2 [D,IDX]	AD xb ee ff AD xb	frpp fifrpf	ERPP EIEREP		
CPY [D,xysp] CPY [cprx16,xysp]		[1002]	AD XD AD XD ee ff	firrpf	EIPREP		
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	o£o	o£o		ΔΔ?Δ
DBEQ abdos, rela	lotri - 1→ ontr	REL	04 1b rr	FFF (branch)	222		
	if (ontr) = 0, then Branch	(9-bit)		PPO (no			
	else Continue to next instruction			branch)			
	Decrement Counter and Branch if = 0						
	(ontr = A, B, D, X, Y, or SP)						
DBNE abdxys, ral9	$(ontr) - 1 \rightarrow ontr$	REL	04 1b rr	PPP (branch)	PPP		
	If (oritr) not – 0, then Branch; else Continue to next instruction	(9-bit)		PPO (no branch)			
	Decrement Counter and Branch if ≠ 0 (ontr = A, B, D, X, Y, or SP)						

Table A-1. Instruction Set Summary (Sheet 4 of 14)



DBNE

DBNE

Decrement and Branch if Not Equal to Zero

Operation $(counter) - 1 \Rightarrow counter$

If (counter) not = 0, then (PC) + $0003 + rel \Rightarrow PC$

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (-256 to +255) from the address following the last byte of object code in the instruction.

CCR Effects

			Т					
-	-	-	-	-	-	-	-	

Code and CPU

Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE abdxysp, rel9	REL (9-bit)		PPP (branch) PPO (no branch)

Loop Primitive Postbyte (1b) Coding							
Source Form	Postbyte ¹	Object Code	Counter Register	Offset			
DBNE A, rei9 DBNE B, rei9 DBNE D, rei9 DBNE X, rei9 DBNE X, rei9 DBNE SP, rei9 DBNE SP, rei9	0010 X000 0010 X001 0010 X100 0010 X100 0010 X101 0010 X110 0010 X111	04 20 rr 04 21 rr 04 24 rr 04 25 rr 04 26 rr 04 27 rr	A B D X Y SP	Positive			
DBNE A, rel9 DBNE B, rel9 DBNE D, rel9 DBNE X, rel9 DBNE Y, rel9 DBNE SP, rel9	0011 X000 0011 X001 0011 X100 0011 X100 0011 X101 0011 X110 0011 X111	04 30 rr 04 31 rr 04 34 rr 04 35 rr 04 36 rr 04 37 rr	A B D X Y SP	Negative			

NOTES:

 Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit: bit 3 is not used; bits 2:1:0 select the counter register.



MC9S12 Cycles

- MC9S12 works on **48 MHz clock**
- A processor cycle takes 2 clock cycles P clock is 24 MHz
- Each processor cycle takes **41.7 ns** (1/24 μ s) to execute
- An instruction takes from **1** to **12** processor cycles to execute

• You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Reference Manual.

– For example, **LDAB** using the **IMM** addressing mode shows one CPU cycle (of type P).

– **LDAB** using the **EXT** addressing mode shows three CPU cycles (of type **rPO**).

– Section 6.6 of the S12CPUV2 Reference Manual explains what the HCS12 is doing during each of the different types of CPU cycles.

2000	org \$2000	; Inst	Mode	Cycles
2000 C6 0A	ldab #10	; LDAB	(IMM)	1
2002 87	loop:clra	; CLRA	(INH)	1
2003 04 31 FC	dbne b,loo	op; DBN	E (REL	.) 3
2006 3F	swi	; SWI		9



The program executes the **ldab #10** instruction once. It then goes through the loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

 $1 + 10 \times (1 + 3) + 9 = 50$

 $50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \ \mu\text{s}$



EE 308 Spring 2013

LDAB

Load B



Operation	$(M) \Rightarrow B$
-----------	---------------------

 $\begin{array}{l} \text{or} \\ \text{imm} \Rightarrow B \end{array}$

Loads B with either the value in M or an immediate value.

CCR Effects

S	Х	н	Т	Ν	Z	v	С
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and

CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8i LDAB opr8a LDAB opr16a LDAB oprx0_xysppc LDAB oprx16,xysppc LDAB (D,xysppc] LDAB [D,xysppc]	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [D,IDX]	E6 xb E6 xb ff E6 xb ee ff E6 xb	P rPf rPO rPf frPP fIfrPf fIPrPf



Assembler Directives

• In order to write an assembly language program it is necessary to use assembler **directives**.

• T hese are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.

• CodeWarrior has a large number of assembler directives, which can be found in the CodeWarrior help section.

• We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:



Directive Name	Description	Example
equ	Give a value to a symbol	len: equ 100
org	Set starting value of location counter where code or data will go	org \$1000
dc.b	Allocate and initialize storage for 8-bit variables. Place the bytes in successive memory locations	var: dc.b 2,18 name: dc.b "Jane"
dc.w	Allocate and initialize storage for 16-bit variables. Place the bytes in successive memory locations	var: dc.w \$ABCD
ds.b	Allocate specified number of 8-bit storage places	Table: ds.b 10
ds.w	Allocate specified number of 16-bit storage spaces	table: ds.w 50
dcb.b	Fill memory with a given value:The first value is the number of bytes to fill.The second number is the value to put into memory	init_data: dc.b 100,0



Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives dc and ds:

org \$2000 table1: dc.b \$23,\$17,\$f2,\$a3,\$56 table2: ds.b 5 var: dc.w \$43af

The CodeWarrior assembler produces a listing file (**.lst**). Here is the listing file from the assembler:

Freescale HC12-Assembler (c) Copyright Freescale 1987-2009 Abs. Rel. Loc Obj. code Source line ____ ____ -----1 1 \$2000 org 2 2 a002000 2317 F2A3 table1: dc.b \$23,\$17,\$f2,\$a3,\$56 002004 56 table2: 3 3 a002005 ds.b 5 4 4 a00200A 43AF dc.w \$43af var: 5 5

Note that **table1** is a name with the value of \$2000, the value of the location counter defined in the **org** directive. Five bytes of data are defined by the **dc.b** directive, so the location counter is increased from \$2000 to \$2005.



Note that **table2** is a name with the value of \$2005. Five bytes of data are set aside for table2 by the **ds.b 5** directive. The as12 assembler initialized these five bytes of data to all zeros. **var** is a name with the value of \$200a, the first location after table2.



HC12 Instructions

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (S12CPUV2 Reference Manual, Sections 5.3, 5.4, and 5.5).

• Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

LDAA \$2000	; Copy contents of addr \$2000 into A
STD 0,X	; Copy contents of D to addrs X and X+1

• Transfer — copy contents of one register to another.

TBA	; Copy B to A
TFR X,Y	; Copy X to Y

• Exhange — exchange contents of two registers.

XGDX	; Exchange contents of D and X
EXG A,B	; Exchange contents of A and B

 Move — copy contents of one memory location to another. MOVB \$2000,\$20A0 ; Copy byte at \$2000 to \$20A0 MOVW 2,X+,2,Y+ ; Copy two bytes from address held ; in X to address held in Y ; Add 2 to X and Y

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

ABA	; Add B to A; results in A
SUBD \$20A1	; Subtract contents of \$20A1 from D
INX	; Increment X by 1
MUL	; Multiply A by B; results in D



3. Logic and Bit Instructions — perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).

• Logic Instructions ANDA \$2000	; Logical AND of A with contents of
EORB 2,X	; \$2000 ; Exclusive OR B with contents of ; address (X+2)

• Clear, Complement and Negate Instructions

NEG -2,X	; Negate (2's comp) contents of
	; address (X-2)
CLRA	; Clear ACC A

• Bit manipulate and test instructions — work with bits of a register or memory.

BITA #\$08	; Check to see if Bit 3 of A is set
BSET \$0002,#\$18	; Set bits 3 and 4 of address \$0002

• Shift and rotate instructions

LSLA	; Logical shift left A
ASR \$1000	; Arithmetic shift right value at address
	; \$1000



4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

TSTA	; (A)-0 set flags accordingly
CPX #\$8000	; (X) - \$8000 set flags accordingly

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

JMP L1	; Start executing code at address label
	; L1
BEQ L2	; If Z bit set, go to label L2
DBNE X,L3	; Decrement X; if X not 0 then goto L3
BRCLR \$1A,#\$80,L4	; If bit 7 of addr \$1A clear, go to
	; label L4
JSR sub1	; Jump to subroutine sub1
RTS	; Return from subroutine

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

• Interrupt instructions SWI ; Initiate software interrupt RTI ; Return from interrupt



7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

ABX ; Add (B) to (X) LEAX 5,Y ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

ANDCC #\$f0	; Clear N, Z, C and V bits of CCR
SEV	; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

PSHA	; Push contents of A onto stack
PULX	; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put MC9S12 into low power mode (S12CPUV2 Reference Manual, Section 5.27).

STOP	; Put into lowest power mode
WAI	; Put into low power mode until next interrupt

11. Null Instructions

NOP	; No operation
BRN	; Branch never



12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).

Disassembly of an HC12 Program

• It is sometimes useful to be able to convert *HC12 op codes* into *mnemonics*.

For example, consider the hex code:

ADDR DATA

1000 C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

• To determine the instructions, use Table A-2 of the HCS12 Core Users Guide.

If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2. From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.

- If the first byte is **\$18**, use Sheet 2 of Table A.2, and do the same thing. For example, **18 06** is a two byte instruction, the mnemonic is **ABA**, and it uses the **INH** addressing mode, so there is no operand. Thus, the two bytes **18 06** is the op code for the instruction **ABA**.



- Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code **\$E6** indicates **LDAB** indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte **01** indicates that the operand is 0,1, which is **5-bit constant offset**, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional bytes, with the second byte holding 8 bits of the 9 bit offset. (**The 9th bit is a direction bit**, which is held in the first postbyte.) All 16-bit constant offset instructions the first postbyte.

– Transfer (**TFR**) and exchange (**EXG**) instructions all have the op code **\$B7**. Use Table A.5 to determine whether it is **TFR** or an **EXG**, and to determine which registers are being used. If the most significant bit of the postbyte is **0**, the instruction is a transfer instruction.

- Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code **\$04**. To determine which instruction the op code **\$04** implies, and whether the branch is <u>positive</u> (forward) or <u>negative</u> (backward), use Table A.6. For example, in the sequence **04 35 EE**, the 04 indicates a loop instruction. The 35 indicates it is a **DBNE X** instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The **EE** indicates a branch of -18 bytes.



• Use up all the bytes for one instruction, then go on to the next instruction.

C6 05	\Rightarrow LDAB #\$05	5 two-byte LDAB, IMM addressing mode
CE 20 00	\Rightarrow LDX #\$200	0 three-byte LDX, IMM
		addressing mode
E6 01	\Rightarrow LDAB 1,X	two to four-byte LDAB,
		IDX addressing mode. Operand
		$01 \Rightarrow 1, X$, a 5b constant offset
		which uses only one postbyte
18 06	\Rightarrow ABA	two-byte ABA, INH addressing
		mode
04 35 EE	⇒ DBNE X,(-	18) three-byte loop instruction
		Postbyte 35 indicates DBNE X,
		negative
3F	\Rightarrow SWI	one-byte SWI, INH addressing
		mode



00 +5	10 1	20 3	30 3	40 1	50 1	60 3-6	70 4	80 1	90 3	AD 3-6	B0 3	C0 1	D0 3	E0 3-6	F0 3
BGND	ANDCC	BRA	PULX	NEGA	NEGB	NEG	NEG	SUBA	SUBA	SUBA	SUBA	SUBB	SUBB	SUBB	SUBB
IH 1	IM 2	RL 2	IH 1	IH 1	IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
01 5	11 11	21 1	31 3		51 1	61 3-6	71 4	81 1	91 3			C1 1	D1 3	E1 3-6	F1 3
MEM	EDIV	BRN	PULY	COMA	COMB	COM	COM	CMPA	CMPA	CMPA	CMPA	CMPB	CMPB	CMPB	CMPB
IH 1	IH 1 12 ±1	RL 2 22 3/1	IH 1 32 3	IH 1 42 1	IH 1 52 1	ID 2-4 62 3-6	EX 3	IM 2 82 1	DI 2 92 3		EX 3 B2 3	IM 2 C2 1	DI 2 D2 3	ID 2-4 E2 3-6	EX 3
INY I	MUL	BHI	PULA	1NCA	INCB	INC INC	I INC	SBCA	SBCA	SBCA	SBCA	SBCB	SBCB	SBCB	SBCB
IH 1		RL 2	IH 1	IH 1			EX 3		DI 2				DI 2		EX 3
03 1	13 3	23 3/1	33 3		53 1	63 3-6	73 4			A3 3-6		C3 2	D3 3	E3 3-6	F3 3
DEY	EMUL	BLS	PULB	DECA	DECB	DEC	DEC	SUBD	SUBD	SUBD	SUBD	ADDD	ADDD	ADDD	ADDD
IH 1	IH 1	RL 2	IH 1	IH 1	IH 1	ID 2-4	EX 3			ID 2-4	EX 3	IM 3	DI 2		EX 3
04 3	14 1 ORCC	24 3/1 BCC	34 2 PSHX	44 1 LSRA	54 1 LSRB	64 3-6 LSR	74 4 LSR	84 1 ANDA	94 3 ANDA	A4 3-6 ANDA	B4 3 ANDA	C4 1 ANDB	D4 3 ANDB	E4 3-6 ANDB	F4 3 ANDB
RL 3	IM 2			IH 1	IH 1	ID 2-4	EX 3					IM 2	DI 2		EX 3
05 3-6	15 4-7	25 3/1		45 1		65 3-6	75 4			A5 3-6		C5 1		E5 3-6	F5 3
JMP	JSR	BCS	PSHY	ROLA	ROLB	ROL	ROL	BITA	BITA	BITA	BITA	BITB	BITB	BITB	BITB
ID 2-4	ID 2-4	RL 2	IH 1	IH 1	IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
06 3	16 4	26 3/1	36 2		56 1	66 3-6	76 4		96 3			C6 1	D6 3	E6 3-6	F6 3
JMP	JSR	BNE	PSHA	RORA	RORB	ROR	ROR	LDAA	LDAA	LDAA	LDAA	LDAB	LDAB	LDAB	LDAB
EX 3		RL 2	IH 1	IH 1 47 1	IH 1		EX 3		DI 2			IM 2	DI 2		EX 3
07 4 BSR	17 4 JSR	27 3/1 BEQ	37 2 PSHB	4/ 1 ASRA	57 1 ASRB	67 3-6 ASR	77 4 ASR	87 1 CLRA	97 1 TSTA	A7 1 NOP	B7 1 TFR/EXG	C7 1 CLRB	D7 1 TSTB	E7 3-6 TST	F7 3 TST
	DI 2	RL 2		H 1	IH 1		EX 3		III 1	H 1	111111111111		H 1	ID 2-4	EX 3
08 1	18 -	28 3/1	38 3				78 4		98 3			C8 1	D8 3	E8 3-6	F8 3
INX	Page 2	BVC	PULC	ASLA	ASLB	ASL	ASL	EORA	EORA	EORA	EORA	EORB	EORB	EORB	EORB
IH 1		RL 2	IH 1	IH 1	IH 1		EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
09 1	19 2	29 3/1			59 1		79 3			A9 3-6		C9 1		E9 3-6	F9 3
DEX	LEAY	BVS	PSHC	LSRD	ASLD	CLR	CLR	ADCA	ADCA	ADCA	ADCA	ADCB	ADCB	ADCB	ADCB
IH 1	ID 2-4	RL 2	IH 1	1			EX 3			ID 2-4	EX 3	IM 2	DI 2		EX 3
0A ‡7 RTC	1A 2 LEAX	2A 3/1 BPL	3A 3 PULD	4A ‡7 CALL	5A 2 STAA	6A ±2-4 STAA	7A 3 STAA	8A 1 ORAA	9A 3 ORAA	AA 3-6 ORAA	BA 3 ORAA	CA 1 ORAB	DA 3 ORAB	EA 3-6 ORAB	FA 3 ORAB
111 1	ID 2-4	RL 2	IH 1	EX 4	1		EX 3	IM 2				IM 2			EX 3
0B +8		2B 3/1		4B ±7-10		6B ±2-4	7B 3			AB 3-6		CB 1			FB 3
RTL	LEAS	BMI	PSHD	CALL	STAB	STAB	STAB	ADDA	ADDA	ADDA	ADDA	ADDB	ADDB	ADDB	ADDB
IH 1	ID 2-4	RL 2	IH 1	ID 2-5	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
0C 4-6	1C 4	2C3/1	3C ‡+5				7C 3			AC 3-6		CC 2		EC 3-6	FC 3
BSET	BSET	BGE	wavr	BSET	STD	STD	STD	CPD	CPD	CPD	CPD	LDD	LDD	LDD	LDD
ID 3-5 0D 4-6	EX 4	RL 2 2D 3/1	SP 1 3D 5	DI 3			EX 3 7D 3		DI 2 9D 3			IM 3 CD 2	DI 2 DD 3	ID 2-4 ED 3-6	EX 3 FD 3
BCLR	BCLR	BLT	RTS	BCLR	5D 2 STY	5TY	STY	CPY	CPY	CPY	CPY		LDY	LDY 3-0	LDY
ID 3-5	EX 4	RL 2	IH 1	DI 3			EX 3	IM 3			EX 3	IM 3	DI 2		EX 3
0E ±4-6	1E 5	2E 3/1	3E ±†7	4E 4	5E 2		7E 3					CE 2		EE 3-6	
							STX	CPX	CPX	CPX	CPX	LDX	LDX		LDX
BRSET	BRSET	BGT	WAI	BRSET	STX	STX	317	CFA	ULX.	0.7				LDX	LDA
BRSET ID 4-6	BRSET EX 5		WAI IH 1	BRSET DI 4	DI 2	ID 2-4	EX 3		DI 2				DI 2		
ID 4-6 0F ‡4-6	EX 5 1F 5	RL 2 2F 3/1	IH 1 3F 9	DI 4 4F 4	DI 2 5F 2	ID 2-4 6F ‡2-4	EX 3 7F 3	IM 3 8F 2	DI 2 9F 3	ID 2-4 AF 3-6	EX 3 BF 3	IM 3 CF 2	DI 2 DF 3	ID 2-4 EF 3-6	EX 3 FF 3
ID 4-6	EX 5 1F 5 BRCLR	RL 2 2F 3/1 BLE		DI 4 4F 4 BRCLR	DI 2 5F 2 STS	ID 2-4	EX 3 7F 3 STS	IM 3 8F 2 CPS	DI 2 9F 3 CPS	ID 2-4 AF 3-6 CPS	EX 3 BF 3 CPS	IM 3 CF 2 LDS	DI 2 DF 3 LDS	ID 2-4 EF 3-6 LDS	EX 3

Table A-2. CPU12 Opcode Map (Sheet 1 of 2)

Key to Table A-2

Opcode OD 5 Mnemonic BGND Address Mode HI

Number of bytes

Number of HCS12 cycles (‡ indicates HC12 different)



00 4	10 12	20 4	30 10	40 10	50 10	60 10	70 10	80 10	90 10	A0 10	B0 10	C0 10	D0 10	E0 10	F0 10
MOVW	IDIV	LBRA	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IM-ID 5	IH 2	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
01 5 MOVW	11 12 FDIV	21 3 LBRN	31 10 TRAP	41 10 TRAP	51 10 TRAP	61 10 TRAP	71 10 TRAP	81 10 TRAP	91 10 TRAP	A1 10 TRAP	B1 10 TRAP	C1 10 TRAP	D1 10 TRAP	E1 10 TRAP	F1 10 TRAP
EX-ID 5		RL 4	IIKAP III 2	IRAP IH 2		IRAP IH 2			IRAP IH 2	IRAP IH 2	IRAP IH 2	IRAP IH 2		IRAP IH 2	IRAP IH 2
02 5	12 13	22 4/3		42 10			72 10			A2 10	B2 10	C2 10			
MOVW	EMACS	LBHI	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
ID-ID 4	SP 4	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
03 5		23 4/3		43 10			73 10			A3 10		C3 10			
MOVW	EMULS	LBLS	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IM-EX 6	IH 2	RL 4 24 4/3	IH 2 34 10	IH 2 44 10	IH 2 54 10	IH 2 64 10		IH 2 84 10		IH 2 A4 10	IH 2 B4 10		IH 2 D4 10	IH 2 F4 10	IH 2
MOVW	EDIVS	LBCC	TRAP 10	44 10 TRAP	TRAP	TRAP	74 10 TRAP	TRAP	TRAP	TRAP 10	TRAP	TRAP	TRAP 10	E4 10 TRAP	F4 10 TRAP
EX-EX 6		RL 4	IH 2	IH 2	IH 2		IH 2			IH 2	IH 2			IH 2	IH 2
05 5 MOVW	15 12 IDIVS	25 4/3 LBCS	35 10 TRAP	45 10 TRAP	55 10 TRAP	65 10 TRAP	75 10 TRAP	85 10 TRAP	95 10 TRAP	A5 10 TRAP	85 10 TRAP	C5 10 TRAP	D5 10 TRAP	E5 10 TRAP	F5 10 TRAP
ID-EX 5		RL 4	IIKAP III 2	IRAP IH 2	IRAP IH 2	IRAP IH 2		IRAP IH 2		IRAP IH 2	IRAP IH 2	IRAP IH 2		IRAP IH 2	IRAP IH 2
06 2		26 4/3						86 10						E6 10	
ABA	SBA	LBNE	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IH 2	IH 2	RL 4	IH 2	IH 2	IH 2		IH 2	IH 2	IH 2	IH 2		IH 2	IH 2	IH 2	IH 2
DAA 3	CBA 2	27 4/3 LBEQ	TRAP	47 10 TRAP	57 10 TRAP	67 10 TRAP	77 10 TRAP	87 10 TRAP	97 10 TRAP	A7 10 TRAP	87 10 TRAP	C7 10 TRAP	D7 10 TRAP	E7 10 TRAP	F7 10 TRAP
IH 2	IH 2		IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
08 4 MOVB	18 4-7 MAXA	28 4/3 LBVC	38 10 TRAP	48 10 TRAP	58 10 TRAP	68 10 TRAP	78 10 TRAP	88 10 TRAP	98 10 TRAP	A8 10 TRAP	88 10 TRAP	C8 10 TRAP	D8 10 TRAP	E8 10 TRAP	F8 10 TRAP
IM-ID 4	ID 3-5	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
09 5	19 4-7	29 4/3								A9 10	B9 10				
MOVB	MINA	LBVS	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
EX-ID 5	ID 3-5	RL 4 2A 4/3	IH 2 3A †3n	IH 2 4A 10	IH 2 5A 10	IH 2 6A 10	IH 2 7A 10	IH 2 8A 10		IH 2 AA 10	IH 2 BA 10	IH 2 CA 10		IH 2 FA 10	IH 2 FA 10
MOVB	EMAXD	LBPL	REV	TRAP											
ID-ID 4	ID 3-5		SP 2		IH 2	IH 2		IH 2		IH 2					
MOVB 4	1B 4-7 EMIND	2B 4/3 LBMI	3B †5n/3n REVW	48 10 TRAP	5B 10 TRAP	6B 10 TRAP	78 10 TRAP	8B 10 TRAP	9B 10 TRAP	AB 10 TRAP	BB 10 TRAP	CB 10 TRAP	DB 10 TRAP	EB 10 TRAP	FB 10 TRAP
IM-EX 5	ID 3-5		SP 2	IH 2	IH 2	IH 2		IH 2							
0C 6 MOVB	1C 4-7 MAXM	2C 4/3 LBGE	3C ±†7B WAV	4C 10 TRAP	5C 10 TRAP	6C 10 TRAP	7C 10 TRAP	8C 10 TRAP	9C 10 TRAP	AC 10 TRAP	BC 10 TRAP	CC 10 TRAP	DC 10 TRAP	EC 10 TRAP	FC 10 TRAP
EX-EX 6	ID 3-5	RL 4	SP 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
0D 5 MOVB	1D D4-7 MINM	2D 4/3 LBLT	3D ±6 TBL	4D 10 TRAP	5D 10 TRAP	6D 10 TRAP	7D 10 TRAP	8D 10 TRAP	9D 10 TRAP	AD 10 TRAP	BD 10 TRAP	CD 10 TRAP	DD 10 TRAP	ED 10 TRAP	FD 10 TRAP
ID-EX 5	ID 3-5	RL 4	ID 3	IH 2											
0E 2 TAB	1E 4-7 EMAXM	2E 4/3 LBGT	3E #8 STOP	4E 10 TRAP	5E 10 TRAP		7E 10 TRAP	8E 10 TRAP	9E 10 TRAP	AE 10 TRAP	BE 10 TRAP	CE 10 TRAP	DE 10 TRAP	EE 10 TRAP	FE 10 TRAP
H 2	ID 3-5	RL 4	IH 2		IH 2	IH 2					IH 2			11 2	IH 2
OF 2 TBA	1F 4-7 EMINM	2F 4/3 LBLE		4F 10 TRAP		6F 10 TRAP				AF 10 TRAP			DF 10 TRAP		
IBA H 2	ID 3-5			IRAP IH 2			IRAP IH 2					IRAP IH 2			IRAP IH 2
in 2	0-0-0	NL 4	ы з					2							

Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

* The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.

‡ Refer to instruction summary for different HC12 cycle count.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.



100	110	20	120	40	50	ien	70	80	90	AO	ipn.	CO	DO	ien.	FO
0.X	-16.X	20 1.+X	30 1.X+	40 0.Y	50 -16.Y	60 1.+Y	70 1.Y+	0.SP	-16.SP	1.+SP	80 1.SP+	0.PC	-16.PC	ED n.X	n.SP
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	9b const	9b const
01	11	21	31	41	51	61	71	81	91	A1	B1	C1	D1	E1	F1
1.X	-15,X	2,+X	2,X+	1,Y	-15,Y	2.+Y	2,Y+	1,SP	-15,SP	2,+SP	2,SP+	1,PC	-15,PC	-n,X	-n,SP
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	9b const	9b const
02	12	22	32	42	52	62	72	82	92	A2	B2	C2	D2	E2	F2
2.X	-14,X	3,+X	3,X+	2,Y	-14,Y	3.+Y	3,Y+	2,SP	-14,SP	3,+SP	3,SP+	2,PC	-14,PC	n,X	n,SP
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	16b const	16b const
03	13	23	33	43	53	63	73	83	93	A3	B3	C3	D3	E3	F3
3,X	-13,X	4,+X	4,X+	3,Y	-13,Y	4,+Y	4,Y+	3,SP	-13,SP	4,+SP	4,SP+	3,PC	-13,PC	[n,X]	[n,SP]
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	16b indr	16b indr
04	14	24	34	44	54	64	74	84	94	A4	B4	C4	D4	E4	F4
4.X	-12,X	5,+X	5,X+	4,Y	-12,Y	5,+Y	5,Y+	4,SP	-12,SP	5,+SP	5,SP+	4,PC	-12,PC	A,X	A,SP
5b const	5b const	pre-inc 25	post-inc	5b const 45	5b const	pre-inc	post-inc	5b const	5b const 95	pre-inc	post-inc	5b const	5b const	A offset E5	A offset F5
05 5.X	15 -11.X	25 6.+X	35 6.X+	40 5.Y	55 -11.Y	65 6.+Y	75 6.Y+	85 5.SP	95 -11.SP	A5 6.+SP	85 6.SP+	C5 5.PC	D5 -11.PC	B.X	B.SP
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	B offset	B offset
06	16	26	36	46	56	66	76	86	96		B6	C6	D6	E6	F6
6.X	-10.X	20 7.+X	30 7.X+	40 6.Y	-10.Y	00 7.+Y	7.Y+	6.SP	90 -10.SP	A6 7.+SP	50 7.SP+	6.PC	_10.PC	D.X	D.SP
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	D offset	D offset
07	17	27	37	47	57	67	77	87	97	A7	B7	C7	D7	E7	F7
7.X	-9.X	2, 8.+X	8.X+	7.Y	-9.Y	8.+Y	6 8.Y+	7.SP	-9.SP	8.+SP	8.SP+	7.PC	-9.PC	[D.X]	TD.SP1
5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	D indirect	D indirect
08	18	28	38	48	58	68	78	88	98	AS	BS	C8	D8	E8	F8
8.X	-8.X	8X	8.X-	- 8.Y	~-8.Y	8Y	8.Y-	8.SP	-8.SP	8SP	8.SP-	8.PC	-8.PC	n.Y	n.PC
5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	9b const	9b const
09	19	29	39	49	59	69	79	89	99	A9	B9	C9	D9	E9	F9
9.X	-7.X	7X	7.X-	9.Y	-7.Y	7,-Y	7.Y-	9.SP	-7.SP	7SP	7.SP-	9.PC	-7.PC	-n.Y	-n,PC
5b const	5b const			Eb annat	5b const	pre-dec	and shares	5b const	C 1		post-dec	5b const	5b const	Ob erest	9b const
0A		pre-dec	post-dec	5b const	OD CONSL	pre-uec	post-dec	OD CONSL	5b const	pre-dec			OD CONSL	9b const	
	1A	pre-dec 2A	3A	4A	5A	6A	7A	SD Const 8A	9A	AA	BA	CA	DA	EA	FA
10,X		P	P			P	P			P	P				
	1A	2A	3A	4A	5A	6A	7A	8A	9A	AA	BA	CA	DA	EA	FA
10,X	1A _6,X	2A 6,-X	3A 6,X-	4A 10,Y	5A _6,Y	6A 6,-Y	7A 6,Y-	8A 10,SP	9A _6,SP	AA 6,-SP	BA 6,SP-	CA 10,PC	DA _6,PC	EA n,Y	FA n,PC
10,X 5b const	1A _6,X 5b const	2A 6,-X pre-dec	3A 6,X- post-dec	4A 10,Y 5b const	5A –6,Y 5b const	6A 6,-Y pre-dec	7A 6,Y- post-dec	8A 10,SP 5b const	9A –6,SP 5b const	AA 6,-SP pre-dec	BA 6,SP- post-dec	CA 10,PC 5b const	DA _6,PC 5b const	EA n,Y 16b const EB [n,Y]	FA n,PC 16b const
10,X 5b const 0B 11,X 5b const	1A 6,X 5b const 1B 5,X 5b const	2A 6,-X pre-dec 2B 5,-X pre-dec	3A 6,X- post-dec 3B 5,X- post-dec	4A 10,Y 5b const 4B 11,Y 5b const	5A -6,Y 5b const 5B -5,Y 5b const	6A 6,-Y pre-dec 6B 5,-Y pre-dec	7A 6,Y- post-dec 7B 5,Y- post-dec	8A 10,SP 5b const 8B 11,SP 5b const	9A -6,SP 5b const 9B -5,SP 5b const	AA 6,-SP pre-dec AB 5,-SP pre-dec	BA 0,SP- post-dec BB 5,SP- post-dec	CA 10,PC 5b const CB 11,PC 5b const	DA -6,PC 5b const DB -5,PC 5b const	EA n,Y 16b const EB [n,Y] 16b indr	FA n,PC 16b const FB [n,PC] 16b indr
10,X 5b const 0B 11,X 5b const 0C	1A -6,X 5b const 1B -5,X 5b const 1C	2A 8,-X pre-dec 2B 5,-X pre-dec 2C	3A 6,X- post-dec 3B 5,X- post-dec 3C	4A 10,Y 5b const 4B 11,Y 5b const 4C	5A -6,Y 5b const 5B -5,Y 5b const 5C	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C	7A 8,Y- post-dec 7B 5,Y- post-dec 7C	8A 10,SP 5b const 8B 11,SP 5b const 8C	9A -6,SP 5b const 9B -5,SP 5b const 9C	AA 6,-SP pre-dec AB 6,-SP pre-dec AC	BA 0,SP- post-dec BB 5,SP- post-dec BC	CA 10,PC 5b const CB 11,PC 5b const CC	DA -6,PC 5b const DB -5,PC 5b const DC	EA n,Y 16b const EB [n,Y] 16b indr EC	FA n,PC 16b const FB [n,PC] 16b indr FC
10,X 5b const 0B 11,X 5b const 0C 12,X	1A -6,X 5b const 1B -5,X 5b const 1C -4,X	2A 8,-X pre-dec 2B 5,-X pre-dec 2C 4,-X	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X-	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y	5A -6,Y 5b const 5B -5,Y 5b const 5C -4,Y	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C 4,-Y	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y-	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP	BA 0,SP- post-dec BB 5,SP- post-dec BC 4,SP-	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y	FA n,PC 16b const FB [n,PC] 16b indr FC A,PC
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const	1A -6,X 5b const 1B -5,X 5b const 1C -4,X 5b const	2A 0,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const	5A -6,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const	6A 6,Y pre-dec 6B 5,Y pre-dec 8C 4,Y pre-dec	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y A offset	FA n,PC 18b const FB [n,PC] 18b indr FC A,PC A offset
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D	1A -6,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D	2A 6,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3D	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D	5A -6,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C 4,-Y pre-dec 6D	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec AD	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y A offset ED	FA n,PC 18b const FB [n,PC] 18b indr FC A,PC A offset FD
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D 13,X	1A -6,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D -3,X	2A 6,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D 3,-X	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3D 3,X-	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D 13,Y	5A -6,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D -3,Y	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C 4,-Y pre-dec 6D 3,-Y	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D 3,Y-	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D 13,SP	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D -3,SP	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec AD 3,-SP	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD 3,SP-	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD 13,PC	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD -3,PC	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y A offset ED B,Y	FA n,PC 18b const FB [n,PC] 18b indr FC A,PC A offset FD B,PC
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D 13,X 5b const	1A -8,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D -3,X 5b const	2A 8,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3D 3,X- post-dec	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D 13,Y 5b const	5A -8,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D -3,Y 5b const	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C 4,-Y pre-dec 6D 3,-Y pre-dec	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D 3,Y- post-dec	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D 13,SP 5b const	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D -3,SP 5b const	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec AD 3,-SP pre-dec	BA 0,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD 3,SP- post-dec	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD 13,PC 5b const	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD -3,PC 5b const	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y A offset ED B,Y B offset	FA n,PC 18b const FB [n,PC] 18b indr FC A,PC A offset FD B,PC B offset
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D 13,X 5b const 0E	1A -0,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D -3,X 5b const 1E	2A 6,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2E 2E	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3D 3,X- post-dec 3E	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D 13,Y 5b const 4E	5A -8,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D -3,Y 5b const 5E	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C 4,-Y pre-dec 6D 3,-Y pre-dec 6E	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D 3,Y- post-dec 7E	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D 13,SP 5b const 8E	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D -3,SP 5b const 9E	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec AD 3,-SP pre-dec AE	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD 3,SP- post-dec BE	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD 13,PC 5b const CE	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD -3,PC 5b const DD DE -3,PC 5b const DD DD -5,PC	EA n,Y 10b const EB [n,Y] 10b indr EC A,Y A offset ED B,Y B offset EE	FA n,PC 18b const FB [n,PC] 18b indr FC A,PC A offset FD B,PC B offset FE
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D 13,X 5b const 0E 14,X	1A -0,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D -3,X 5b const 1E -2,X	2A 0,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2E 2,-X	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3D 3,X- post-dec 3D 3,X- 2,X-	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D 13,Y 5b const 4E 13,Y 5b const	5A -6,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D -3,Y 5b const 5E -2,Y	8A 8,-Y 8B 5,-Y 9re-dec 6B 5,-Y 9re-dec 8C 4,-Y 9re-dec 6D 3,-Y 9re-dec 6D 3,-Y 9re-dec 6E 2,-Y 2,-Y	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D 3,Y- post-dec 7E 2,Y-	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D 13,SP 5b const 8E 14,SP	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D -3,SP 5b const 9D -2,SP	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec AD 3,-SP pre-dec AE 2,-SP	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD 3,SP- post-dec BE 2,SP-	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD 13,PC 5b const CE 14,PC	DA -0,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD -3,PC 5b const DD -3,PC 5b const DD -3,PC	EA n,Y 16b const EB [n,Y] 16b indr EC A offset ED B,Y B offset EE D,Y	FA n,PC 16b const FB [n,PC] 16b indr FC A,PC A offset FD B,PC B offset FE D,PC
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D 13,X 5b const 0E 14,X 5b const	1A -0,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D -3,X 5b const 1E -2,X 5b const	2A 0,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2E 2,-X pre-dec	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3,X- 3,X- post-dec 3,X- post-d	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D 13,Y 5b const 4E 14,Y 5b const	5A -6,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D -3,Y 5b const 5E -2,Y 5b const	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C 4,-Y pre-dec 6D 3,-Y pre-dec 6E 2,-Y pre-dec	7A 8,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D 3,Y- post-dec 7E 2,Y- post-dec	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D 13,SP 5b const 8E 14,SP 5b const	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D -3,SP 5b const 9E -2,SP 5b const	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec AD 3,-SP pre-dec AE 2,-SP pre-dec	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD 3,SP- post-dec BE 2,SP- post-dec	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD 13,PC 5b const CE 14,PC 5b const	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD -3,PC 5b const DE -2,PC 5b const	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y A offset ED B,Y B offset EE D,Y D offset	FA n,PC 16b const FB [n,PC] 16b indr FC A,PC A offset FD B,PC B offset FE D,PC D offset
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D 13,X 5b const 0E 14,X 5b const 0F	1A -6,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D -3,X 5b const 1E -2,X 5b const 1F	2A 0,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2D 3,-X pre-dec 2E 2,-X pre-dec 2D 2,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2D 3,-X pre-dec 2D 3,-X pre-dec 2D 3,-X pre-dec 2D 3,-X pre-dec 2C 2,-X pre-dec 2C 2,-X pre-dec 2C 2,-X pre-dec 2C 3,-X pre-dec 2C 2,-X pre-dec 2C 2,-X pre-dec 2C 2,-X pre-dec 2C 2,-X pre-dec 2C 2,-X pre-dec 2C 2,-X pre-dec 2F 2,-X pre-dec 2F 2,-X pre-dec 2F 2,-X pre-dec	3A 0,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3D 3,X- post-dec 3E 2,X- post-dec 3E 3Z 3,X- post-dec 3B 3,X- post-dec 3,F-	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D 13,Y 5b const 4E 14,Y 5b const 4E 4E 14,Y 5b const 4F 13,Y 5b const 4E 4E 14,Y 5b const 4C 14,Y 5b const 4C 12,Y 5b const 4C 13,Y 5b const 4E 14,Y 5b const 4C 14,Y 5b const 4C 4C 14,Y 5b const 4C 4C 14,Y 5b const 4C 4C 14,Y 5b const 4C 4C 4C 4C 4C 4C 4C 4C 4C 4C	5A -8,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D -3,Y 5b const 5E -2,Y 5b const 5E -2,Y 5b const 55 55 -3,Y 56 55 -3,Y 56 55 -3,Y 55 55 -3,Y 55 55 -3,Y 55 -2,Y 55 -3,Y 55 -2,Y 55 -3,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y 55 55 -2,Y	8A 0,-Y pre-dec 6B 5,-Y pre-dec 8C 4,-Y pre-dec 8D 3,-Y pre-dec 8E 2,-Y pre-dec 8E 0E 2,-Y pre-dec 8E 6F 8F	7A 6,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D 3,Y- post-dec 7E 2,Y- post-dec 7E 7F 2,Y- 7F 7F 7F 7F 7F 7F 7F 7F 7F 7F	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D 13,SP 5b const 8E 14,SP 5b const 8F	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D -3,SP 5b const 9E -2,SP 5b const 9E	AA 6SP pre-dec AB 5SP pre-dec AC 4SP pre-dec AD 3SP pre-dec AE 2SP pre-dec AE	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD 3,SP- post-dec BE 2,SP- post-dec BE 2,SP- BF	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD 13,PC 5b const CE 14,PC 5b const CE	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD -3,PC 5b const DD -2,PC 5b const DE -2,PC 5b const DD DC -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD DD -3,PC 5b const DD -3,PC 5b const DD	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y A offset ED B,Y B offset EE D,Y D offset EF	FA n,PC 18b const FB [n,PC] 18b indr FC A.PC A.PC A.offset FD B.PC B.offset FE D.PC D.offset FF
10,X 5b const 0B 11,X 5b const 0C 12,X 5b const 0D 13,X 5b const 0E 14,X 5b const	1A -0,X 5b const 1B -5,X 5b const 1C -4,X 5b const 1D -3,X 5b const 1E -2,X 5b const	2A 0,-X pre-dec 2B 5,-X pre-dec 2C 4,-X pre-dec 2D 3,-X pre-dec 2E 2,-X pre-dec	3A 6,X- post-dec 3B 5,X- post-dec 3C 4,X- post-dec 3,X- 3,X- post-dec 3,X- 3,X- 3,X- post-dec 3,X-	4A 10,Y 5b const 4B 11,Y 5b const 4C 12,Y 5b const 4D 13,Y 5b const 4E 14,Y 5b const	5A -6,Y 5b const 5B -5,Y 5b const 5C -4,Y 5b const 5D -3,Y 5b const 5E -2,Y 5b const	6A 6,-Y pre-dec 6B 5,-Y pre-dec 6C 4,-Y pre-dec 6D 3,-Y pre-dec 6E 2,-Y pre-dec	7A 8,Y- post-dec 7B 5,Y- post-dec 7C 4,Y- post-dec 7D 3,Y- post-dec 7E 2,Y- post-dec	8A 10,SP 5b const 8B 11,SP 5b const 8C 12,SP 5b const 8D 13,SP 5b const 8E 14,SP 5b const	9A -6,SP 5b const 9B -5,SP 5b const 9C -4,SP 5b const 9D -3,SP 5b const 9E -2,SP 5b const	AA 6,-SP pre-dec AB 5,-SP pre-dec AC 4,-SP pre-dec AD 3,-SP pre-dec AE 2,-SP pre-dec	BA 6,SP- post-dec BB 5,SP- post-dec BC 4,SP- post-dec BD 3,SP- post-dec BE 2,SP- post-dec	CA 10,PC 5b const CB 11,PC 5b const CC 12,PC 5b const CD 13,PC 5b const CE 14,PC 5b const	DA -6,PC 5b const DB -5,PC 5b const DC -4,PC 5b const DD -3,PC 5b const DE -2,PC 5b const	EA n,Y 16b const EB [n,Y] 16b indr EC A,Y A offset ED B,Y B offset EE D,Y D offset	FA n,PC 16b const FB [n,PC] 16b indr FC A,PC A offset FD B,PC B offset FE D,PC D offset

type

Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)

Key to Table A-3

postbyte (hex)

*B0 #,REG 👞 source code syntax

type offset used -



			TRAN	SFERS	-	_		
ULS MS⇒	0	1	2	3	4	5	6	7
0	$A \rightrightarrows A$	B⇒A	CCR ⇒ A	TMP3 _L ⇒ A	B⇒A	$X_L \Rightarrow A$	$Y_L \Rightarrow A$	$SP_L \Rightarrow A$
1	$A \Rightarrow B$	B⇒B	$CCR \Rightarrow B$	TMP3 _L ⇒ B	B⇒B	X _L ⇒B	Y _L ⇒B	SP _L ⇒B
2	$A \Rightarrow CCR$	B ⇒ CCR	CCR ⇒ CCR	TMP3 _L ⇒ CCR	$B \Rightarrow CCR$	X _L ⇒CCR	$Y_L \Rightarrow CCR$	SP _L ⇒ CCR
3	sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	$D \Rightarrow TMP2$	X⇒TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4	sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D⇒D	X⇒D	Y⇒D	SP ⇒ D
5	sex:A ⇒ X SEX A,X	sex:B⇒X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D⇒X	X⇒X	Y⇒X	$SP \Rightarrow X$
6	sex:A ⇒ Y SEX A,Y	sex:B⇒Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D⇒Y	X⇒Y	$Y \Rightarrow Y$	$SP \Rightarrow Y$
7	sex:A ⇒ SP SEX A,SP	sex:B⇒SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	$X \Rightarrow SP$	$Y \Rightarrow SP$	$SP \Rightarrow SP$
			EXCH	ANGES				
↓LS MS⇒	8	9	Α	В	С	D	E	F
0	$A \Leftrightarrow A$	$B \Leftrightarrow A$	$CCR \Leftrightarrow A$	TMP3 _L ⇒ A \$00:A ⇒ TMP3	B ⇒ A A ⇒ B	$X_L \Rightarrow A$ \$00:A $\Rightarrow X$	$Y_L \Rightarrow A$ \$00:A $\Rightarrow Y$	SP _L ⇒ A \$00:A ⇒ SP
1	$A \Leftrightarrow B$	B⇔B	$CCR \Leftrightarrow B$	$TMP3_L \Rightarrow B$ \$FF:B ⇒ $TMP3$	B⇒B \$FF⇒A	$X_L \Rightarrow B$ \$FF:B $\Rightarrow X$	$Y_L \Rightarrow B$ \$FF:B $\Rightarrow Y$	SP _L ⇒ B \$FF:B ⇒ SP
2	$A \Leftrightarrow CCR$	$B \Leftrightarrow CCR$	$CCR \Leftrightarrow CCR$	TMP3 _L ⇒ CCR \$FF:CCR ⇒ TMP3	$B \Rightarrow CCR$ \$FF:CCR $\Rightarrow D$	$X_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow X$	$Y_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow Y$	$SP_L \Rightarrow CCR$ SFF:CCR $\Rightarrow SP$
3	$00:A \Rightarrow TMP2$ TMP2 _L $\Rightarrow A$	$00:B \Rightarrow TMP2$ TMP2 _L $\Rightarrow B$	\$00:CCR ⇒ TMP2 TMP2 _L ⇒ CCR	TMP3 ⇔ TMP2	$D \Leftrightarrow TMP2$	X⇔TMP2	$Y \Leftrightarrow TMP2$	$SP \Leftrightarrow TMP2$
4	\$00:A ⇒ D	\$00:B ⇒ D	$00:CCR \Rightarrow D$ B \Rightarrow CCR	TMP3 ⇔ D	D⇔D	$X \Leftrightarrow D$	$Y \Leftrightarrow D$	$SP \Leftrightarrow D$
5	$00:A \Rightarrow X$ $X_L \Rightarrow A$	$00:B \Rightarrow X$ $X_L \Rightarrow B$	$00:CCR \Rightarrow X$ $X_L \Rightarrow CCR$	TMP3 ⇔ X	$D \Leftrightarrow X$	$X \Leftrightarrow X$	$Y \Leftrightarrow X$	$SP \Leftrightarrow X$
6	$00:A \Rightarrow Y$ $Y_L \Rightarrow A$	$00:B \Rightarrow Y$ $Y_L \Rightarrow B$	$00:CCR \Rightarrow Y$ $Y_L \Rightarrow CCR$	TMP3 ⇔ Y	$D \Leftrightarrow Y$	$X \Leftrightarrow Y$	$Y \Leftrightarrow Y$	$SP \Leftrightarrow Y$
7	$00:A \Rightarrow SP$ $SP_L \Rightarrow A$	$00:B \Rightarrow SP$ $SP_L \Rightarrow B$	$O:CCR \Rightarrow SP$ $SP_L \Rightarrow CCR$	TMP3 ⇔ SP	$D \Leftrightarrow SP$	$X \Leftrightarrow SP$	$Y \Leftrightarrow SP$	$SP \Leftrightarrow SP$

Table A-5. Transfer and Exchange Postbyte Encoding


TMP2 and TMP3 registers are for factory use only.



00 A	10 A	20 A	30 A	40 A	50 A	60 A	70 A	80 A	90 A	Ao A	Bo A
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
01 B	11 B	21 B	31 B	41 B	51 B	61 B	71 B	81 B	91 B	A1 B	B1 B
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
02	12	22	32	42	52	62	72	82	92	A2	B2
_	_	_	_	_	_	_	_	_	_	_	_
03	13	23	33	43	53	63	73	83	93	A3	Ba
_	_	_	_	_	_	_	_	_	_	_	_
04 D	14 D	24 D	34 D	44 D	54 D	64 D	74 D	84 D	94 D	A4 D	B4 D
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
05 X	15 X	25 X	35 X	45 X	55 X	65 X	75 X	85 X	95 X	A5 X	B5 X
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
06 Y	16 Y	26 Y	36 Y	46 Y	56 Y	66 Y	76 Y	86 Y	96 Y	A6 Y	B6 Y
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
07 SP	17 SP	27 SP DBNE	37 SP DBNE		57 SP	67 SP	77 SP TBNE	87 SP	97 SP IBEQ	A7 SP IBNE	B7 SP IBNE
DBEQ	DBEQ			TBEQ	TBEQ	TBNE		IBEQ			IDINE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	

Table A-6. Loop Primitive Postbyte Encoding (lb)

Key to Table A-6



sign of 9-bit relative branch offset (lower eight bits are an extension byte following postbyte)

counter used

	Br	anch		Complementary Branch					
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment		
r>m	BGT	2E	$Z + (N \oplus V) = 0$	r≤m	BLE	2F	Signed		
r≥m	BGE	2C	N ⊕ V = 0	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed		
r≤m	BLE	2F	Z + (N ⊕ V) = 1	r>m	BGT	2E	Signed		
r <m< td=""><td>BLT</td><td>2D</td><td>N ⊕ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed		
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned		
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned		
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned		
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned		
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple		
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple		
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple		
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple		
Always	BRA	20	_	Never	BRN	21	Unconditional		

Table A-7. Branch/Complementary Branch

For 16-bit offset long branches precede opcode with a \$18 page prebyte.