

- Disassembly of MC9S12 op codes
- Decimal, Hexadecimal and Binary Numbers
 - o How to disassemble an MC9S12 instruction sequence
 - Binary numbers are a code and represent what the programmer intends for the code
 - Convert binary and hex numbers to unsigned decimal
 - Convert unsigned decimal to hex
 - o Signed number representation − 2's complement form
 - Using the 1's complement table to find 2's complements of hex numbers
 - Overflow and Carry
 - o Addition and subtraction of binary and hex numbers
 - o The condition code register (CCR): N, Z, V and C bits

HC12 Instructions

- 1. Data Transfer and Manipulation Instructions instructions which move and manipulate data (S12CPUV2 Reference Manual, Sections 5.3, 5.4, and 5.5).
- Load and Store load copy of memory contents into a register; store copy of register contents into memory.

LDAA \$2000 ; Copy contents of addr \$2000 into A STD 0,X ; Copy contents of D to addrs X and X+1

• Transfer — copy contents of one register to another.

TBA ; Copy B to A TFR X,Y ; Copy X to Y



• Exhange — exchange contents of two registers.

XGDX ; Exchange contents of D and X EXG A,B ; Exchange contents of A and B

• Move — copy contents of one memory location to another.

MOVB \$2000,\$20A0 ; Copy byte at \$2000 to \$20A0 MOVW 2,X+,2,Y+ ; Copy two bytes from address held ; in X to address held in Y

; Add 2 to X and Y

2. Arithmetic Instructions — addition, subtraction, multiplication, divison (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

ABA ; Add B to A; results in A

SUBD \$20A1 ; Subtract contents of \$20A1 from D

INX ; Increment X by 1

MUL ; Multiply A by B; results in D

- 3. Logic and Bit Instructions perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).
 - Logic Instructions

ANDA \$2000 ; Logical AND of A with contents of ;

\$2000

EORB 2,X ; Exclusive OR B with contents of ;

address (X+2)



• Clear, Complement and Negate Instructions

NEG -2,X; Negate (2's comp) contents of; address

; (X-2)

CLRA; Clear Acc A

• Bit manipulate and test instructions — work with one bit of a register or memory.

BITA #\$08 ; Check to see if Bit 3 of A is set BSET \$0002,#\$18 ; Set bits 3 and 4 of address \$002

Shift and rotate instructions

LSLA ; Logical shift left A

ASR \$1000 ; Arithmetic shift right value at address

\$1000

4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

TSTA ; (A)-0 -- set flags accordingly

CPX #\$8000 ; (X) - \$8000 -- set flags accordingly

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

JMP L1 ; Start executing code at address label

; L1

BEQ L2 ; If Z bit set, go to label L2



DBNE X,L3 ; Decrement X; if X not 0 then

; goto L3

BRCLR \$1A,#\$80,L4 ; If bit 7 of addr \$1A clear, go to

; label L4

- 6. Interrupt Instructions Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).
- Interrupt instructions

SWI; Initiate software interrupt RTI; Return from interrupt

7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

ABX ; Add (B) to (X)

LEAX 5,Y ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

ANDCC #\$f0 ; Clear N, Z, C and V bits of CCR

SEV ; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

PSHA ; Push contents of A onto stack

PULX ; Pull two top bytes of stack, put into X



10. Stop and Wait Instructions — put MC9S12 into low power mode (S12CPUV2 Reference Manual, Section 5.27).

STOP ; Put into lowest power mode

WAI ; Put into low power mode until next

interrupt

11. Null Instructions

NOP ; No operation BRN ; Branch never

12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).



Disassembly of an HC12 Program

• It is sometimes useful to be able to convert *HC12 op codes* into *mnemonics*.

For example, consider the hex code:

ADDR DATA			
1000 C6 05 CI	E 20 00 E6 01	18 06 04	35 EE <mark>3F</mark>

- To determine the instructions, use Table A-2 of the HCS12 Core Users Guide.
 - If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2. From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
 - If the first byte is **\$18**, use Sheet 2 of Table A.2, and do the same thing. For example, **18 06** is a two byte instruction, the mnemonic is **ABA**, and it uses the **INH** addressing mode, so there is no operand. Thus, the two bytes **18 06** is the op code for the instruction **ABA**.
 - Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in



addition to the op code). The postbyte **01** indicates that the operand is 0,1, which is **5-bit constant offset**, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All **9-bit constant offset** instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (**The 9th bit is a direction bit**, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.

- Transfer (**TFR**) and exchange (**EXG**) instructions all have the op code **\$B7**. Use Table A.5 to determine whether it is **TFR** or an **EXG**, and to determine which registers are being used. If the most significant bit of the postbyte is **0**, the instruction is a transfer instruction.
- Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code **\$04**. To determine which instruction the op code **\$04** implies, and whether the branch is <u>positive</u> (forward) or <u>negative</u> (backward), use Table A.6. For example, in the sequence **04 35 EE**, the 04 indicates a loop

instruction. The 35 indicates it is a **DBNE X** instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The **EE** indicates a branch of -18 bytes.

• Use up all the bytes for one instruction, then go on to the next instruction



C6 05 **⇒ LDAA #\$05** two-byte LDAA, IMM addressing mode ⇒ LDX #\$2000 three-byte LDX, IMM **CE 20 00** addressing mode E6 01 two to four-byte LDAB, \Rightarrow LDAB 1,X IDX addressing mode. Operand $01 \Rightarrow 1,X$, a 5b constant offset which uses only one postbyte 18 06 \Rightarrow ABA two-byte ABA, INH addressing mode **04 35 EE** \Rightarrow DBNE X,(-18) three-byte loop instruction Postbyte 35 indicates DBNE X, negative **3F** ⇒ SWI one-byte SWI, INH addressing mode



Table A-2. CPU12 Opcode Map (Sheet 1 of 2)

	10 1			40 1	50 1	60 3-6		80 1		A0 3-6				E0 3-6	
BGND	ANDCC	BRA	PULX	NEGA	NEGB	NEG	NEG	SUBA	SUBA	SUBA	SUBA	SUBB	SUBB	SUBB	SUBB
IH 1	IM 2		IH 1	IH 1	IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2		EX 3
01 5		21 1	31 3	41 1	51 1	61 3-6	71 4	81 1	91 3	A1 3-6	B1 3	C1 1	D1 3		F1 3
MEM	EDIV	BRN	PULY	COMA	COMB	COM	COM	CMPA	CMPA	CMPA	CMPA	CMPB	CMPB	CMPB	CMPB
IH 1	IH 1	RL 2	IH 1				EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2		ID 2-4	EX 3
INY 1	12 ‡1 MUL	22 3/1 BHI	32 3 PULA	42 1 INCA	52 1 INCB	62 3-6 INC	INC 4	82 1 SBCA	92 3 SBCA	A2 3-6 SBCA	B2 3 SBCA	C2 1 SBCB	D2 3 SBCB	E2 3-6 SBCB	F2 3 SBCB
IH 1	IH 1		IH 1		INCB		EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2		EX 3
03 1	13 3		33 3		53 1	63 3-6					B3 3	C3 2	D3 3		F3 3
DEY '	EMUL	BLS	PULB	DECA	DECB	DEC	DEC	SUBD	SUBD	SUBD	SUBD	ADDD 2	ADDD	ADDD	ADDD
IH 1		RL 2	IH 1				EX 3		DI 2	ID 2-4	EX 3		DI 2		EX 3
04 3	14 1	24 3/1	34 2	44 1	54 1	64 3-6	74 4		94 3	A4 3-6	B4 3	C4 1	D4 3	E4 3-6	F4 3
loop*	ORCC	BCC	PSHX	LSRA	LSRB	LSR	LSR	ANDA	ANDA	ANDA	ANDA	ANDB	ANDB	ANDB	ANDB
RL 3	IM 2		IH 1				EX 3	IM 2	DI 2		EX 3	IM 2	DI 2		
05 3-6	15 4-7	25 3/1	35 2	45 1	55 1	65 3-6	75 4	85 1	95 3		B5 3		D5 3		F5 3
JMP	JSR	BCS	PSHY	ROLA	ROLB	ROL	ROL	BITA	BITA	BITA	BITA	BITB	BITB	BITB	BITB
ID 2-4	ID 2-4	RL 2	IH 1	IH 1	IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
06 3	16 4	26 3/1	36 2	46 1	56 1	66 3-6	76 4	86 1	96 3	A6 3-6	B6 3	C6 1	D6 3	E6 3-6	F6 3
JMP	JSR	BNE	PSHA	RORA	RORB	ROR	ROR	LDAA	LDAA	LDAA	LDAA	LDAB	LDAB	LDAB	LDAB
	EX 3		IH 1		IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2		EX 3
	17 4		37 2			67 3-6			97 1		B7 1	C7 1	D7 1	E7 3-6	F73
BSR	JSR	BEQ	PSHB	ASRA	ASRB	ASR	ASR	CLRA	TSTA	NOP	TFR/EXG	CLRB	TSTB	TST	TST
RL 2	DI 2		IH 1			ID 2-4	EX 3	IH 1	IH 1	IH 1	IH 2	IH 1	IH 1	ID 2-4	EX 3
08 1	18 -	28 3/1		48 1		68 3-6	78 4		98 3		B8 3	C8 1	D8 3	E8 3-6	F8 3
INX	Page 2	BVC	PULC IH 1	ASLA	ASLB IH 1	ASL ID 2-4	ASL	EORA IM 2	EORA DI 2	EORA ID 2-4	EORA EX 3	EORB IM 2	EORB 2	EORB ID 2-4	EORB EX 3
IH 1	19 2	RL 2 29 3/1	IH 1 39 2		59 1	ID 2-4 69 1 2-4			DI 2		EX 3 B9 3	C9 1		ID 2-4 E9 3-6	F9 3
DEX	LEAY	BVS	PSHC	LSRD	ASLD	CLR	CLR	ADCA	ADCA	ADCA	ADCA	ADCB	ADCB	ADCB	ADCB
IH 1			IH 1			ID 2-4	EX 3	IM 2	DI 2		EX 3	IM 2		ID 2-4	EX 3
0A ±7	1A 2	2A 3/1	3A 3			6A ‡2-4		8A 1	9A 3		BA 3	CA 1	DA 3		FA 3
RTC	LEAX	BPL	PULD	CALL	STAA	STAA	STAA	ORAA	ORAA	ORAA	ORAA	ORAB	ORAB	ORAB	ORAB
IH 1	ID 2-4	RL 2	IH 1	EX 4	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
0B †8	1B 2	2B 3/1	3B 2	4B ‡7-10	5B 2	6B ‡2-4	7B 3	8B 1	9B 3	AB 3-6	BB 3	CB 1	DB 3	EB 3-6	FB 3
RTI	LEAS	BMI	PSHD	CALL	STAB	STAB	STAB	ADDA	ADDA	ADDA	ADDA	ADDB	ADDB	ADDB	ADDB
IH 1	ID 2-4		IH 1		DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
OC 4-6	1C 4	2C3/1				6C‡2-4				AC 3-6	BC 3			EC 3-6	
BSET	BSET	BGE	wavr	BSET	STD	STD	STD	CPD	CPD	CPD	CPD	LDD	LDD	LDD	LDD
ID 3-5	EX 4		SP 1			ID 2-4	EX 3		DI 2		EX 3			ID 2-4	
0D 4-6	1D 4	2D 3/1	3D 5			6D ‡2-4					BD 3	CD 2		ED 3-6	
BCLR	BCLR	BLT	RTS	BCLR	STY	STY	STY	CPY	CPY	CPY	CPY	LDY	LDY	LDY	LDY
ID 3-5	EX 4	RL 2	IH 1			ID 2-4	EX 3		DI 2		EX 3	IM 3	DI 2		EX 3
0E ‡4-6 BRSET	1E 5 BRSET	2E 3/1 BGT	3E ‡†7 WAI	4E 4 BRSET	5E 2 STX	6E ‡2-4 STX	7E 3 STX	8E 2 CPX	9E 3 CPX	AE 3-6 CPX	BE 3 CPX	CE 2 LDX	DE 3 LDX	EE 3-6 LDX	FE 3
	EX 5						EX 3				EX 3		DI 2		
ID 4-6 0F ±4-6	1F 5	RL 2 2F 3/1	IH 1 3F 9	DI 4		6F ±2-4		8F 2		ID 2-4 AF 3-6	BF 3	CF 2		EF 3-6	
BRCLR	BRCLR	BLE	SWI	BRCLR	STS	STS	STS	°CPS 1	CPS	CPS	CPS	LDS	LDS	LDS	LDS
ID 4-8									DI 2						EX 3
.5 4-0		2				2-4		0						.5 27	_^ 0




Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

MOVW	10 12 IDIV	LBRA	30 10 TRAP	40 10 TRAP	50 10 TRAP	60 10 TRAP	70 10 TRAP	80 10 TRAP	90 10 TRAP	A0 10 TRAP	B0 10 TRAP	C0 10	D0 10		F0 10
IM-ID 5	IH 2	RL 4	IH 2	IH 2			IH 2						IH 2	TRAP	TRAP
01 5				41 10								C1 10			F1 10
MOVW	FDIV	LBRN	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
EX-ID 5	IH 2	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
02 5	12 13	22 4/3			52 10		72 10	82 10		A2 10	B2 10				
MOVW ID-ID 4	EMACS SP 4	LBHI RL 4	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
03 5		23 4/3	IH 2		IH 2 53 10	IH 2 63 10		IH 2 83 10		IH 2 A3 10	IH 2		IH 2		IH 2 F3 10
MOVW	EMULS	LBLS	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IM-EX 6	IH 2	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
04 6												C4 10			F4 10
MOVW	EDIVS	LBCC	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
05 5		RL 4 25 4/3	IH 2 35 10		IH 2 55 10		IH 2	IH 2			IH 2 B5 10	IH 2 C5 10			IH 2 F5 10
MOVW	IDIVS	LBCS	TRAP	TRAP	TRAP	TRAP	TRAP	85 10 TRAP	TRAP						
ID-EX 5		RL 4	IH 2		IH 2		IH 2				IH 2			IH 2	IH 2
06 2	16 2	26 4/3	36 10			66 10	76 10			A6 10		C6 10			
ABA	SBA	LBNE	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IH 2		RL 4	IH 2	IH 2	IH 2	IH 2		IH 2		IH 2					
DAA 3	17 2 CBA	27 4/3 LBEQ	37 10 TRAP	47 10 TRAP	57 10 TRAP	67 10 TRAP	77 10 TRAP	87 10 TRAP	TRAP	A7 10 TRAP	B7 10 TRAP	C7 10 TRAP	D7 10 TRAP	E7 10 TRAP	F7 10 TRAP
IH 2	IH 2	RL 4	IH 2				IH 2				IH 2				
08 4	18 4-7	28 4/3	38 10			68 10				A8 10		C8 10			F8 10
MOVB	MAXA	LBVC	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IM-ID 4		RL 4	IH 2				IH 2					IH 2			
MOVB 5	19 4-7 MINA	29 4/3 LBVS	39 10 TRAP	49 10 TRAP	59 10 TRAP	69 10 TRAP	79 10 TRAP	89 10 TRAP	99 10 TRAP	A9 10 TRAP	B9 10	C9 10 TRAP	D9 10 TRAP	E9 10 TRAP	F9 10 TRAP
EX-ID 5	ID 3-5	RL 4	IH 2		IH 2		IH 2	IH 2		IH 2	IH 2				
0A 5	1A 4-7		3A †3n			6A 10					BA 10				
MOVB	EMAXD	LBPL	REV	TRAP											
ID-ID 4		RL 4					IH 2				IH 2				
MOVB	1B 4-7 EMIND	2B 4/3 LBMI	3B †5n/3n REVW	4B 10 TRAP	5B 10 TRAP	6B 10 TRAP	7B 10 TRAP	8B 10 TRAP	9B 10 TRAP	AB 10 TRAP	BB 10 TRAP	CB 10 TRAP	DB 10 TRAP	EB 10 TRAP	FB 10 TRAP
IM-EX 5	ID 3-5		SP 2		IH 2	IH 2		IH 2		1	IH 2		IH 2		IH 2
	1C 4-7		3C ±†7B												FC 10
MOVB	MAXM	LBGE	WÁV	TRAP											
EX-EX 6	ID 3-5	RL 4		IH 2	IH 2		IH 2				IH 2			IH 2	IH 2
MOVB 5	1D D4-7 MINM	2D 4/3 LBLT	3D ‡6 TBL	4D 10 TRAP	5D 10 TRAP	6D 10 TRAP	7D 10 TRAP	8D 10 TRAP	9D 10 TRAP	AD 10 TRAP	BD 10 TRAP	CD 10 TRAP	DD 10 TRAP	ED 10 TRAP	FD 10 TRAP
ID-EX 5		RL 4	ID 3		IH 2	IH 2		IH 2		IH 2	IH 2	IH 2	IH 2		IH 2
0E 2	1E 4-7						7E 10					CE 10			
TAB	EMAXM	LBGT	STOP	TRAP											
IH 2	ID 3-5	RL 4	IH 2	IH 2	IH 2		IH 2	IH 2	IH 2		IH 2		IH 2	IH 2	
0F 2	1F 4-7	2F 4/3					7F 10			AF 10		CF 10			
TBA	EMINM	LBLE	ETBL	TRAP											
	ID 3-5	IRL 4	IID 3	IH 2											

^{*} The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

[†] Refer to instruction summary for more information.

[‡] Refer to instruction summary for different HC12 cycle count.



Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)

Decomposition Decompositio	
State Per-line Dost-line State Dost-line State S	F0
1.	n,SP
1	9b const
Second December	F1
22	-n,SP
2 x 5 b const	9b const
Storoust	F2
103 3, X 13 13 13 23 4, X 4 43 43 3, Y 5 5 5 5 5 5 5 5 5	n,SP
S	16b const
State Constrict State	F3
14	[n,SP]
4 X -12 X 5 + X 5 X + 4 Y -12 Y 5 + Y 5 Y + 4 SP -12 SP 5 + SP 5 SP + 4 PC -12 PC A X 5b const <td< td=""><td>16b indr</td></td<>	16b indr
Stock Column Stock Sto	F4
10	A,SP
5.X -11.X 6.+X 6.X+ 5.Y 5.1Y 5.1Y 6.+Y 6.+Y 5.5P 5.5P 5.PC 6.PC 4.PC 4.PC 6.PC 4.PC 4.PC 6.PC	A offset
State Column Co	F5
Dec	B,SP
6 (X) 5 (10,X) 7 (+X) 7 (-X) 6 (-Y) 5 (-10,Y) 7 (-Y) 7 (-Y) 6 (-SP) 5 (-10,SP) 7 (-SP) 8 (-SP) <th< td=""><td>B offset</td></th<>	B offset
Sb const Sb const Sb const Pre-inc Dost-inc Sb const	F6
D7	D,SP D offset
7,X -9,X 8,+X 8,X+ 7,Y 5-9,Y 8,+Y 8,Y+ 7,SP -9,SP 8,+SP 9,SP- post-inc 5b const 5b con	
State Column State Sta	F7 (D.SP1
D8	D indirect
8 (X) -8 (X) 8 (X) 5 (X) <t< td=""><td>F8</td></t<>	F8
Stock const	n.PC
Decoration Dec	9b const
No.	F9
Stock Column Stock Sto	-n.PC
DA	9b const
10,X	FA
5b const	n.PC
DB	16b const
11,X -5,X 5,-X 5,X- 11,Y -5,Y 5,-Y 5,Y- 11,SP -5,SP 5,SP- 11,PC -5,PC [n,Y] 5b const	FB
5b const 5b const pre-dec post-dec 5b const 5b	In.PC1
DC 1C 2C 3C 4C 5C 6C 7C 8C 9C AC BC CC DC EC 12,X 4,X 4,X 4,X 12,Y 4,Y 4,Y 4,Y 4,Y 4,Y 4,Y 4,SP 12,PC 4,PC 5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const 5b con	16b indr
5b const 5b const pre-dec post-dec 5b const 5b c	FC
	A,PC
1D 1D 2D 3D 4D 5D 6D 7D 8D 9D AD BD CD DD ED	A offset
	FD
13,X -3,X 3,-X 3,-X 13,Y -3,Y 3,-Y 13,SP -3,SP 3,-SP 3,SP 13,PC -3,PC B,Y	B,PC
5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const 5b const 5b const pre-dec post-dec 5b const 5b	B offset
	FE
14,X -2,X 2,-X 2,X- 14,Y -2,Y 2,-Y 2,Y- 14,SP -2,SP 2,-SP 2,SP- 14,PC -2,PC D,Y	D,PC
	D offset
	FF
15,X -1,X 1,-X 1,-X 15,Y -1,Y 1,-Y 1,Y 1,5,P -1,SP 1,SP 1,SP 15,PC -1,PC [0,Y]	[D,PC]
5b const 5b const pre-dec post-dec 5b const 5b const 5b const pre-dec post-dec 5b const 5b co	D indirect




Table A-5. Transfer and Exchange Postbyte Encoding

	142	710 71 0. 110	TDAN	SFERS	, 10 = 1100	unig			
ULS MS⇒	0	1	2	3	4	5	6	7	
0	A⇒A	B⇒A	CCR⇒A	TMP3 _L ⇒ A	B⇒A	X _L ⇒ A	Y _L ⇒A	SP _L ⇒ A	
1	A⇒B	B⇒B	CCR⇒B	TMP3 _L ⇒ B	B⇒B	X _L ⇒B	Y _L ⇒B	SP _L ⇒B	
2	A⇒CCR	B⇒CCR	CCR ⇒ CCR	TMP3 _L ⇒ CCR	B⇒CCR	X _L ⇒CCR	Y _L ⇒CCR	SP _L ⇒ CCR	
3	sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X⇒TMP2	Y⇒TMP2	SP⇒TMP2	
4	sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D⇒D	X⇒D	Y⇒D	SP⇒D	
5	sex:A⇒X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D⇒X	X⇒X	Y⇒X	SP⇒X	
6	sex:A⇒Y SEX A,Y	sex:B⇒Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3⇒Y	D⇒Y	X⇒Y	$Y \Rightarrow Y$	SP⇒Y	
7	sex:A ⇒ SP SEX A,SP	sex:B⇒SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D⇒SP	X⇒SP	Y⇒SP	SP⇒ SP	
EXCHANGES									
↓LS MS⇒	8	9	Α	В	С	D	E	F	
0	A ⇔ A	B ⇔ A	CCR ⇔ A	$TMP3_L \Rightarrow A$ \$00:A $\Rightarrow TMP3$	B ⇒ A A ⇒ B	X _L ⇒ A \$00:A ⇒ X	$Y_L \Rightarrow A$ \$00:A \Rightarrow Y	SP _L ⇒ A \$00:A ⇒ SP	
1	A ⇔ B	B⇔B	CCR ⇔ B	$TMP3_L \Rightarrow B$ \$FF:B $\Rightarrow TMP3$	B⇒B \$FF⇒A	$X_L \Rightarrow B$ \$FF:B $\Rightarrow X$	$Y_L \Rightarrow B$ \$FF:B $\Rightarrow Y$	$SP_L \Rightarrow B$ $SFF:B \Rightarrow SP$	
2	A ⇔ CCR	B ⇔ CCR	CCR ⇔ CCR	TMP3 _L ⇒ CCR \$FF:CCR ⇒ TMP3	B ⇒ CCR \$FF:CCR ⇒ D	$X_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow X$	Y _L ⇒ CCR \$FF:CCR ⇒ Y	$SP_L \Rightarrow CCR$ \$FF:CCR \Rightarrow SP	
3	\$00:A ⇒ TMP2 TMP2 _L ⇒ A	$$00:B \Rightarrow TMP2$ $TMP2_L \Rightarrow B$	\$00:CCR ⇒ TMP2 TMP2 _L ⇒ CCR	TMP3 ⇔ TMP2	D ⇔ TMP2	X ⇔ TMP2	Y⇔TMP2	SP ⇔ TMP2	
4	\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR⇒D B⇒CCR	TMP3 ⇔ D	D⇔D	X⇔D	Y ⇔ D	SP ⇔ D	
5	\$00:A ⇒ X X _L ⇒ A	\$00:B ⇒ X X _L ⇒ B	\$00:CCR ⇒ X X _L ⇒ CCR	TMP3 ⇔ X	D⇔X	X⇔X	Y⇔X	SP⇔X	
6	\$00:A ⇒ Y Y _L ⇒ A	\$00:B ⇒ Y Y _L ⇒ B	\$00:CCR ⇒ Y Y _L ⇒ CCR	TMP3 ⇔ Y	D⇔Y	X⇔Y	Y⇔Y	SP⇔Y	
7	\$00:A ⇒ SP SP _L ⇒ A	\$00:B ⇒ SP SP _L ⇒ B	\$00:CCR ⇒ SP SP _L ⇒ CCR	TMP3 ⇔ SP	D ⇔ SP	X ⇔ SP	Y ⇔ SP	SP ⇔ SP	

TMP2 and TMP3 registers are for factory use only.

Table A-6. L	.oop Primitive	Postbyte	Encoding ((lb)
--------------	----------------	----------	------------	------

00 A	10 A	20 A	30 A	40 A	50 A	60 A	70 A	80 A	90 A	Ao A	Bo A
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
01 B	11 B	21 B	31 B	41 B	51 B	61 B	71 B	81 B	91 B	A1 B	B1 B
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
02	12	22	32	42	52	62	72	82	92	A2	82
_	_	_	_	_	_	_	_	_	_	_	_
03	13	23	33	43	53	63	73	83	93	Аз	B3
_	_	_	_	_	_	_	_	_	_	_	_
04 D	14 D	24 D	34 D	44 D	54 D	64 D	74 D	84 D	94 D		B4 D
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
05 X	15 X	25 X	35 X	45 X	55 X	65 X	75 X	85 X	95 X	As X	B6 X
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
06 Y	16 Y	26 Y	36 Y	46 Y	56 Y	66 Y	76 Y	86 Y	96 Y	As Y	B6 Y
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
07 SP	17 SP	27 SP	37 SP	47 SP	57 SP	67 SP	77 SP	87 SP	97 SP	A7 SP	B7 SP
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)

Key to Table A-6




Table A-7. Branch/Complementary Branch

	Br	anch		Complementary Branch				
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment	
t>m	BGT	2E	$Z + (N \oplus V) = 0$	r≤m	BLE	2F	Signed	
r≥m	BGE	2C	$N \oplus V = 0$	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed	
rsm	BLE	2F	$Z + (N \oplus V) = 1$	r>m	BGT	2E	Signed	
r <m< td=""><td>BLT</td><td>2D</td><td>N ⊕ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed	
t>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned	
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned	
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned	
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned	
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned	
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple	
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple	
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple	
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple	
Always	BRA	20	_	Never	BRN	21	Unconditional	

For 16-bit offset long branches precede opcode with a \$18 page prebyte.



Binary, Hex and Decimal Numbers (4-bit representation)

Binary	Hex	Decimal
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	8	8
1001	9	9
1010	Α	10
1011	В	11
1100	С	12
1101	D	13
1110	E	14
1111	F	15

What does a number represent?

Binary numbers are a code, and represent what the programmer intends for the code.

0x72 Some possible meanings:

'r' (ASCII)

INC MEM (hh ll) (HC12 instruction)

114₁₀ (Unsigned number)

+114₁₀ (Signed number)

Set temperature in room to 69 °F



Set cruise control speed to 120 mph

Binary to Unsigned Decimal:

Convert Binary to Unsigned Decimal 1111011_2 $1 \times 2^6 + 1 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^4 + 1 \times 2^0$ $1 \times 64 + 1 \times 32 + 1 \times 16 + 1 \times 8 + 0 \times 4 + 1 \times 2 + 1 \times 1$ 123_{10}

Hex to Unsigned Decimal

Unsigned Decimal to Hex

Convert Unsigned Decimal to Hex

Division	Q	R		
	_	Decimal	Hex	
721/16	45	1	1 🛉	
45/16	2	13	D	
2/16	0	2	2	

$$721_{10} = 2D1_{16}$$



Signed Number Representation in 2's Complement Form:

If the most significant bit (MSB) is 0 (most significant hex digit 0-7), then the number is positive.

Get decimal equivalent by converting number to decimal, and use the + sign.

Example for 8-bit number:

$$3A_{16} \rightarrow + (3 \times 16^{1} + 10 \times 16^{0})_{10} + (3 \times 16 + 10 \times 1)_{10} + 58_{10}$$


If the most significant bit is 1 (most significant hex digit 8–F), then the number is negative.

Get decimal equivalent by taking 2's complement of number, converting to decimal, and using – sign.

Example for 8-bit number:



One's complement table makes it simple to finding 2's complements



To take two's complement, add one to one's complement.

Take two's complement of **D0C3**:

$$2F3C + 1 = 2F3D$$

Addition and Subtraction of Binary and Hexadecimal Numbers

Setting the C (Carry), V (Overflow), N (Negative) and Z (Zero) bits



How the C, V, N and Z bits of the CCR are changed?

N bit is set if result of operation is negative (MSB = 1)

Z bit is set if result of operation is zero (All bits = 0)

V bit is set if operation produced an overflow

C bit is set if operation produced a carry (borrow on subtraction)

Note: Not all instructions change these bits of the CCR



Addition of Hexadecimal Numbers

ADDITION:

C bit set when result does not fit in word

V bit set when
$$P + P = N$$
 or $N + N = P$

N bit set when MSB of result is 1

Z bit set when result is 0

7A +52	2A +52	AC +8A	AC +72
 CC	7C	36	 1E
C: 0	C: 0	C: 1	C: 1
V: 1	V: 0	V: 1	V: 0
N: 1	N: 0	N: 0	N: 0
Z: 0	Z: 0	Z: 0	Z: 0

Subtraction of Hexadecimal Numbers

SUBTRACTION:

C bit set on borrow (when the magnitude of the subtrahend is greater than the minuend

V bit set when N - P = P or
$$P - N = N$$

N bit set when MSB is 1

Z bit set when result is 0

7A -5C	8A -5C	5C -8A	2C -72
1E	2E	D2	 ВА
C: 0	C: 0	C: 1	C: 1
V: 0	V: 1	V: 1	V: 0
N: 0	N: 0	N: 1	N: 1
Z: 0	Z: 0	Z: 0	Z: 0