Instruction Glossary

LDAA

Load Accumulator A

 $\textbf{Operation:} \quad (M) \Rightarrow A$

Description: Loads the content of memory location M into accumulator A. The condition codes are set according to the data.

LDAA

CCR Details:

S X H I N Z V C Δ Δ 0

- N: Set if MSB of result is set; cleared otherwise
- Z: Set if result is \$00; cleared otherwise
- V: 0; cleared

0 E	Address	Object Ocde	Access Detail	
Source Form	Mode	Object Code	HCS12	M68HC12
LDAA #opr8i	IMM	86 ii	P	Р
LDAA opr8a	DIR	96 dd	rPf	rfP
LDAA opr16a	EXT	B6 hh 11	rPO	rOP
LDAA oprx0_xysp	IDX	A6 xb	rPf	rfP
LDAA oprx9,xysp	IDX1	A6 xb ff	rPO	rPO
LDAA oprx16,xysp	IDX2	A6 xb ee ff	frPP	frPP
LDAA [D,xysp]	[D,IDX]	A6 xb	fIfrPf	fIfrfP
LDAA [oprx16,xysp]	[IDX2]	A6 xb ee ff	fIPrPf	fIPrfP

STAA



Operation: $(A) \Rightarrow M$

Description: Stores the content of accumulator A in memory location M. The content of A is unchanged.

CCR Details:

 S
 X
 H
 I
 N
 Z
 V
 C

 Δ
 Δ
 0

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: 0; cleared

Courses Form	Address	Object Code		Access Detail
Source Form	Mode	Object Code	HCS12	M68HC12
STAA opr8a	DIR	5A dd	Pw	Pw
STAA opr16a	EXT	7A hh 11	PwO	WOP
STAA oprx0_xysp	IDX	6A xb	Pw	Pw
STAA oprx9,xysp	IDX1	6A xb ff	PwO	PwO
STAA oprx16,xysp	IDX2	6A xb ee ff	PwP	PwP
STAA [D,xysp]	[D,IDX]	6A xb	PIfw	PIfPw
STAA [oprx16,xysp]	[IDX2]	6A xb ee ff	PIPw	PIPPw

214

S12CPUV2 Reference Manual, Rev. 4.0 Freescale Semiconductor

Instruction Glossary

STAB

STAB

 $\textbf{Operation:} \quad (B) \Rightarrow M$

Description: Stores the content of accumulator B in memory location M. The content of B is unchanged.

Store Accumulator B

CCR Details:

S X H I N Z V C - - - - <u>A</u> <u>A</u> 0 -

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: 0; cleared

Source Form	Address	Object Code		Access Detail
Source Form	Mode	Object Code	HCS12	M68HC12
STAB opr8a	DIR	5B dd	Pw	Pw
STAB opr16a	EXT	7B hh 11	PwO	WOP
STAB oprx0_xysp	IDX	6B xb	Pw	Pw
STAB oprx9,xysp	IDX1	6B xb ff	PwO	PwO
STAB oprx16,xysp	IDX2	6B xb ee ff	PwP	PwP
STAB [D,xysp]	[D,IDX]	6B xb	PIfw	PIfPw
STAB [oprx16,xysp]	[IDX2]	6B xb ee ff	PIPw	PIPPw

ADDA

Description:

Freescale Semiconductor

Add without Carry to A

S12CPUV2 Reference Manual, Rev. 4.0

```
Operation: (A) + (M) \Rightarrow A
```

Adds the content of memory location M to accumulator A and places the result in A. This instruction affects the H status bit, so it is suitable for use in BCD arithmetic operations. See DAA instruction for additional information.

	_	_	 _	_	_

- H: $A3 \bullet M3 + M3 \bullet \overline{R3} + \overline{R3} \bullet A3$ Set if there was a carry from bit 3; cleared otherwise
- N: Set if MSB of result is set; cleared otherwise
- Z: Set if result is \$00; cleared otherwise
- V: $A7 \bullet M7 \bullet \overline{R7} + \overline{A7} \bullet \overline{M7} \bullet R7$
 - Set if two's complement overflow resulted from the operation; cleared otherwise_____
- C: $A7 \bullet M7 + M7 \bullet \overline{R7} + \overline{R7} \bullet A7$
 - Set if there was a carry from the MSB of the result; cleared otherwise

Source Form	Address	Object Code	Access Detail		
Source Form	Mode	Object Code	HCS12	M68HC12	
ADDA #opr8i	IMM	8B ii	P	P	
ADDA opr8a	DIR	9B dd	rPf	rfP	
ADDA opr16a	EXT	BB hh ll	rPO	rOP	
ADDA oprx0_xysp	IDX	AB xb	rPf	rfP	
ADDA oprx9,xysp	IDX1	AB xb ff	rPO	rPO	
ADDA oprx16,xysp	IDX2	AB xb ee ff	frPP	frPP	
ADDA [D,xysp]	[D,IDX]	AB xb	fIfrPf	fIfrfP	
ADDA [oprx16,xysp]	[IDX2]	AB xb ee ff	fIPrPf	fIPrfP	

105

Glossary

279

ADDA

INCA		Increment A	L .	INCA		CLRB
Operation:	$(A) + \$01 \Rightarrow A$			Operation:		
Description:	Add one to the o	content of accumu	lator A.			Description:
	The N, Z, and V operation. The C INC instruction t computations.	status bits are set Status bit is not a to be used as a lo	t or cleared acco ffected by the op op counter in mu	rding to the results of the eration, thus allowing the Itiple-precision		CCR Details:
	When operating branches can be complement val	on unsigned valu e expected to perfo ues, all signed bra	ies, only BEQ, B orm consistently. anches are availa	NE, LBEQ, and LBNE When operating on two's able.		
CCR Details:	S X H I 	N Z V C Δ Δ Δ -				Source Form
	N: Set if MSB	of result is set; cle	eared otherwise			CLRB
	 V: Set if there operation; c and only if 	is a two's comple cleared otherwise. (A) was \$7F befor	ment overflow as Two's complement the operation.	s a result of the ent overflow occurs if		
Source Form	Address	Object Code	A	ccess Detail]	
Source Form	Mode	Object Code	HCS12	M68HC12		
INCA	INH	42	0	0		

Glossary

S12CPUV2 Reference Manual, Rev. 4.0					S12CI	PUV2 Reference Man	ual, Rev. 4.0			
Freescale Semiconductor	r			189	150					Freescale Semiconductor
Instruction Glossary	_	_			Instructio	n Glossary	_	_	_	
DECR		Decrement	В	DECR	LS	KA	I	Logical Shift Rig	ght A	LSRA
Operation:	$(B)-\$01\RightarrowB$				O	peration:			_	
Description:	Subtract one fro	m the content of	accumulator B.				0 → b7	'	b0 → C]
	The N, Z, and V operation. The C DEC instruction computations.	status bits are se status bit is not a to be used as a	et or cleared accordi affected by the opera loop counter in mult	ng to the results of the ttion, thus allowing the iple-precision	Des	cription: S T	bifts all bits of a he C status bit	accumulator A on is loaded from th	e place to the righ e least significant	t. Bit 7 is loaded with 0. bit of A.
CCR Details:	S X H I	N Z V C Δ Δ Δ -]		CCF	Details:	S X H I 	N Z V C 0 Δ Δ Δ		
	N: Set if MSB	of result is set; cl	leared otherwise			2	Z: Set if result	is \$00; cleared o	therwise	
	Z: Set if result V: Set if there operation; c	is \$00; cleared o was a two's com leared otherwise	otherwise plement overflow as to Two's complement to the operation	s a result of the overflow occurs if		N	V: N⊕C = [N Set if (N is s cleared othe	• \overline{C}] + [\overline{N} • C] (for set and C is clear erwise (for values	r N and C after the ed) or (N is cleare of N and C after	e shift) ad and C is set); the shift)
	and only it (b) was poo belo	re the operation.			(Set if the LS	B of A was set b	efore the shift; cle	ared otherwise
Source Form	Address Mode	Object Code	Acce HCS12	ess Detail M68HC12	S	ource Form	Address	Object Code	Ac	cess Detail
DECB	INH	53	0	0			Mode		HCS12	M68HC12
					LSRA		INH	44	0	0

166

CLRB

M68HC12

0

Access Detail

Clear B

Object Code

C7

HCS12

0

All bits in accumulator B are cleared to 0.

 S
 X
 H
 I
 N
 Z
 V
 C

 0
 1
 0
 0

 $0 \Rightarrow B$

N: 0; cleared
 Z: 1; set
 V: 0; cleared
 C: 0; cleared

Address Mode

INH



Arithmetic Shift Right A

ASRA

Freescale Semiconductor

Operation:

Shifts all bits of accumulator A one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C status bit. This operation effectively divides a two's Description: complement value by two without changing its sign. The carry bit can be used to round the result.

v c

ΔΔ N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

C: A0 Set if the LSB of A was set before the shift; cleared otherwise

Source Form	Address	Object Code	Access Detail		
Source Form	Mode	Objectioode	HCS12	M68HC12	
ASRA	INH	47	0	0	

S12CPUV2 Reference Manual, Rev. 4.0

SWI	Software Interrupt SWI	
Operation:	$\begin{array}{l} (SP) - \$0002 \Rightarrow SP; RTN_{H}: RTN_{L} \Rightarrow (M_{(SP)}: M_{(SP+1)}) \\ (SP) - \$0002 \Rightarrow SP; Y_{H}: Y_{L} \Rightarrow (M_{(SP)}: M_{(SP+1)}) \\ (SP) - \$0002 \Rightarrow SP; X_{H}: X_{L} \Rightarrow (M_{(SP)}: M_{(SP+1)}) \\ (SP) - \$0002 \Rightarrow SP; B: A \Rightarrow (M_{(SP)}: M_{(SP+1)}) \\ (SP) - \$0001 \Rightarrow SP; CCR \Rightarrow (M_{(SP)}) \\ 1 \Rightarrow I \\ (SWI Vector) \Rightarrow PC \end{array}$	
Description:	Causes an interrupt without an external interrupt service request. Uses the address of the next instruction after SWI as a return address. Stacks the return address, index registers Y and X, accumulators B and A, and the CCR, decrementing the SP before each item is stacked. The I mask bit is then set, the PC is loaded with the SWI vector, and instruction execution resumes at that location. SWI is not affected by the I mask bit. Refer to Section 7. Exception Processing for more information.	
CCR Details:	S X H I N Z V C	

Glossary

289



Source Form	Address	Object Code	, A	Access Detail		
Source Form	Mode	Objectiodde	HCS12	M68HC12		
SWI	INH	3F	VSPSSPSsP ⁽¹⁾	VSPSSPSsp ⁽¹⁾		
1 The CPU also uses the SWI processing sequence for hardware interrupts and unimplemented opcode trans. A variation						

S12CPUV2 Reference Manual, Rev. 4.0

of the sequence (VfPPP) is used for resets.

Freescale Semiconductor

116