

- MC9S12 Assembler Directives
- A Summary of MC9S12 Instructions
- Disassembly of MC9S12 op codes
  - Review of Addressing Modes
  - Which branch instruction to use (signed vs unsigned)
  - Using X and Y registers as pointers
  - o Hand assembling a program
  - o How long does a program take to run?
  - Assembler directives
  - How to disassemble an MC9S12 instruction sequence

# Summary of HCS12 addressing modes

### **ADDRESSING MODES**

Na	me	Example	Op Code	Effective Address
INH	Inherent	ABA	18 06	None
IMM	Immediate	LDAA #\$35	86 35	PC + 1
DIR	Direct	LDAA \$35	96 35	0x0035
EXT	Extended	LDAA \$2035	B6 20 35	0x2035
IDX IDX1 IDX2	Indexed	LDAA 3,X LDAA 30,X LDAA 300,X	A6 03 A6 E0 13 A6 E2 01 2C	X + 3 X + 30 X + 300
IDX	Indexed Postincrement	LDAA 3,X+	A6 32	x (x+3 -> x)
IDX	Indexed Preincrement	LDAA 3,+X	A6 22	X+3 (X+3 -> X)
IDX	Indexed Postdecrement	LDAA 3,X-	A6 3D	x (x-3 -> x)
IDX	Indexed Predecrement	LD <b>AA</b> 3,-X	A6 2D	x-3 (x-3 -> x)
REL	Relative	BRA \$1050 LBRA \$1F00	20 23 18 20 0E CF	PC + 2 + Offset PC + 4 + Offset



### A few instructions have two effective addresses:

• **MOVB #\$AA,\$1C00** Move byte 0xAA (IMM) to address

\$1C00 (EXT)

• **MOVW 0,X,0,Y** Move word from address pointed to by

X (IDX) to address pointed to by Y

(IDX)

### A few instructions have three effective addresses:

• **BRSET FOO,#\$03,LABEL** Branch to LABEL (REL) if bits #\$03 (IMM) of variable FOO (EXT) are set.



## Using X and Y as Pointers

- Registers X and Y are often used to point to data.
- To initialize pointer use

ldx #table

not

### ldx table

• For example, the following loads the address of table (\$1000) into X; i.e., X will point to table:

**ldx** #table ; *Address of table*  $\Rightarrow$  *X* 

The following puts the first two bytes of table (\$0C7A) into X. X will **not** point to table:

**ldx table** ; *First two bytes of table*  $\Rightarrow X$ 

• To step through table, need to increment pointer after use

ldaa 0,x inx

or

ldaa 1,x+



table




table: dc.b 12,122,-43,0

# Which branch instruction should you use?

Branch if A > BIs 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0, so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0, so 0xFF < 0x00

Using unsigned numbers: **BHI** (checks C bit of CCR)

Using signed numbers: **BGT** (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit



## **Hand Assembling a Program**

To hand-assemble a program, do the following:

- **1**. Start with the org statement, which shows where the first byte of the program will go into memory.
- (e.g., org \$2000 will put the first instruction at address \$2000.)
- **2**. Look at the first instruction. Determine the addressing mode used.
- (e.g., ldab #10 uses IMM mode.)
- **3**. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode. (e.g., **ldab IMM** has object code **C6 ii**.)
  - Table A.1 of the S12CPUV2 Reference Manual has a concise summary of the instructions, addressing modes, op-codes, and cycles.
- **4**. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary. (e.g., **ldab** #10 becomes **C6** 0**A**.)
- **5**. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction. (e.g., \$2000 + 2 = \$2002 will be the starting address of the next instruction.)



org \$2000 ldab #10 loop: clra dbne b,loop swi

Freescale HC12-Assembler (c) Copyright Freescale 1987-2010

## Abs. Rel. Loc Obj. code Source line

1 1 2 0000 2000 prog: equ \$2000 2 3 3 org prog 4 a002000 C60A ldab #10 5 5 a002002 87 loop: clra 6 a002003 0431 FC dbne b,loop 7 a002006 3F swi

Table A-1. Instruction Set Summary (Sheet 7 of 14)

	1	8.45	Markins	Acres	Access Detail		
Source Form	Operation	Addr. Mode	Machine Coding (hex)	HCS12	M68HC12	SXHI	NZVC
LBGT raft 6	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)	REL	18 2E qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBHI rehts	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	0999/090 <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBHS raft 6	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	OPPP/GPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLE rah 6	Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)	REL	18 2F qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLO re/h6	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	0979/090 <sup>1</sup>	0PPP/0P0 <sup>1</sup>		
LBLS rah 6	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBLT re/h6	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	OPPP/GPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBMI ral 18	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	0999/090 <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBNE raft 6	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	0999/090 <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBPL raft 6	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBRA raft 6	Long Branch Always (f 1-1)	REL	18 20 qq rr	OPPP	OPPP		
LBRN ral 16	Long Branch Never (f 1 = 0)	REL	18 21 qq rr	OPO	OPO		
LBVC rah 6	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	0999/090 <sup>1</sup>	OPPP/OPO <sup>1</sup>		
LBVS re/16	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	0999/090 <sup>1</sup>	OPPP/OPOl		
LDAA #opr8i LDAA opr8a LDAA opr18a LDAA opr0f.xysp LDAA opr0f.xysp LDAA opr0f.kysp LDAA [0,ysp] LDAA [0,ysp] LDAA [0,px16,yysp]	(M) → A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX2]	86 11 96 dd 86 hh 11 A6 xb A6 xb ff A6 xb en ff A6 xb A6 xb en ff	P rPf rPO rPf rPO frPP fifrPf fifrPf	P rfP r0P rfP r90 fr9P f1FrFP		ΔΔ0-
LDAB #opr8i LDAB opr8a LDAB opr1 fa LDAB opr01 //yap LDAB opr01 //yap LDAB opr01 //yap LDAB opr01 //yap LDAB (D.yap) LDAB [D.yap) LDAB [D.yap]	(M) → B Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX]	C6 11 D6 dd F6 hh 11 E6 xb E6 xb ff E6 xb ee ff E6 xb ee ff E6 xb ee ff	P rPf rP0 rPf rP0 frPP fifrPf fiprPf	p rfp r0p rfp r90 frpp f1frfp f1prfp		ΔΔ0-
LDD #opr16i LDD opr18a LDD opr18a LDD opr18a LDD opr08, sysp LDD opr08, sysp LDD opr018, sysp LDD (Dpr018, sysp LDD (Dpr018, sysp) LDD [opr018, sysp)	(M:M+1) → A:B Load Double Accumulator D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd PC hh 11 EC xb EC xb ff EC xb ee ff EC xb EC xb	PO RPF RPO RPF RPO FRPP FIFRPF FIFRPF	OP REP ROP REP RPO ERPP EIFREP EIFREP		ΔΔ0-

Note 1. OPPPIOPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 3 of 14)

	<u> </u>			A D 3			
Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail HCS12	M68HC12	SXHI	NZVC
BLS ale	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	ppp/p <sup>1</sup>	ppp/p <sup>1</sup>		
BLT ral8	Branch if Loss Than (if N ⊕ V = 1) (signed)	REL	2D rr	ppp/pl	ppp/pl		
BMI rals	Branch if Minus (if N = 1)	REL	2B rr	ppp/p <sup>1</sup>	ppp/p <sup>1</sup>		
BNE rol8	Branch if Not Equal (if Z = 0)	REL	26 rr	PPP/p <sup>1</sup>	ppp/p <sup>1</sup>		
BPL add	Branch if Plus (if N = 0)	REL	2A rr	ppp/p <sup>1</sup>	ppp/p <sup>1</sup>		
BRAnelB	Branch Always (if 1 = 1)	REL	20 rr	222	PPP		
BRCLR oprisa, mskil, ralis BRCLR oprisa, mskil, ralis BRCLR oprisi, xysp, mskil, ralis BRCLR oprisi, xysp, mskil, ralis BRCLR oprisi i xysp, mskil, ralis	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh 11 mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	#779 #770 #770 #770 #770 p#f000	rPPP rEPPP rPPP rEEPPP frPEEPPP		
BRN rak	Branch Never (if 1 = 0)	REL	21 rr	P	P		
BRSET oprå, mak8, ral8 BRSET oprå6a, mak8, ral8 BRSET oprå0, xyap, mak8, ral8 BRSET oprå0, xyap, mak8, ral8 BRSET oprå16, xyap, mak8, ral8	Branch if (VI) • (mm) = 0 (if All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh 11 mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr	#970 #1700 #770 #1700 p#1700	rPPP rEPPP rPPP rffPPP frPffPPP		
BSET opr8, msk8 BSET opr16a, msk8 BSET opr00, yysp, msk8 BSET opr016, yysp, msk8 BSET opr016, yysp, msk8 BSET opr016, yysp, msk8 BSEn opr16, yysp, msk8	(M) + (mm) → M Set Bit(a) in Memory (SP) - 2 → SP; HTN <sub>K</sub> HTN <sub>L</sub> → M <sub>SP</sub> ; M <sub>(SP+1)</sub>	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb ge ff mm 0T rr	1940 1949 1940 1949 f19490 5999	rPOW rPOW rPOW rPWOP frPWOP		ΔΔ0-
DOT INVE	Subroutine address   PC  Branch to Subroutine	HEL	0711		****		
BVC rolls	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	PPP/p <sup>1</sup>	ppp/p <sup>1</sup>		
BVS ral8	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	PPP/p <sup>1</sup>	PPP/p <sup>1</sup>		
CALL opriés, page CALL opriés, yesp, page CALL opriés, yesp, page CALL opriés, yesp, page CALL [D, yyap] CALL [opriés] CALL [opriés]	(SP) − 2 → SP; RTN <sub>L</sub> PTN <sub>L</sub> → M <sub>(SP)</sub> M <sub>(SP+1)</sub> (SP) − 1 → SP; (PPG) → M <sub>(SP)</sub> ; pg → PPAGE register; Program address → PC  Call subroutine in extended memory (Program may be located on another expansion memory page.)  Indirect modes get program address and new pg value based on pointer.	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb se ff pg 4B xb 4B xb se ff	flignSaPPP f	gnfSa777 gnfSa777 gnfSa777 gnfSa777 fgnfSa777 IignSa777 IignSa777		
CBA	(A) – (B) Compare 8-Bit Accumulators	INH	18 17	00	00		ΔΔΔΔ
CLC	0 → C Translates to ANDCC #\$FE	IMM	10 FE	P	P		0
CII	0 → 1 Translates to ANDCC #\$EF (enables I-bit interrupts)	IMM	10 KF	P	P	0	
CLR oprilia CLR oprilia, xysp CLR oprilia, xysp CLR (Diaysp) CLR (Diaysp) CLR (Diaysp) CLR (CLR) CLR CLR CLR	0 → M Clear Memory Location  0 → A Clear Accumulator A  0 → B Clear Accumulator B  0 → V	EXT IDX IDX1 IDX2 [D,IDX] IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ee ff 69 xb ee ff 69 xb ee ff 87 C7	PwO Pw PwO PwP Pifw PiFw O O	WOP PWO PWP PIEPW PIPPW O		0-
	Translates to ANDCC #\$FD						

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 4 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail HCS12	M68HC12	SXHI	NZVC
CMPB #cor8i	(B) - (M)	IMM	C1 11	p	P		ΔΔΔΔ
CMPB oprise	Compare Accumulator B with Memory	DIR	D1 dd	rPf	rfr		
CMPB opri6a	,	EXT	F1 hh 11	r90	rOF		
CMPB opniQ_xysp		IDX	El xb	rPf	rfp		
CMPB optx8.xysp CMPB optx16.xysp		IDX1 IDX2	El xb ff El xb ee ff	rPO frPP	r90		
CMPB [D,xysp]		ID.IDX1	El xb ee II	fifepf	free fifrfe		
CMPB [aprx16,xysp]		[IDX2]	El xb ee ff	firepf	firefr		
COM opri6a	470 M 1 A 11 AFT AND M	EXT	71 hh 11	rPw0	rOPw		ΔΔ01
COM op niQ xysp	(M) → M equivalent to SFF − (M) → M 1's Complement Memory Location	IDX	61 xb	rPw	rPw		
COM oprast xysp	To Companies and Congress	IDX1	61 xb ff	r9w0	rPOw		
COM aprox16,xysp		ID002	61 xb ee ff	frpep	ErPPw		
COM [D,xysp] COM [oprox16,xysp]		[D,IDX] 11DX(21	61 xb 61 xb se ff	fifrDw fiDrDw	fifrPw fiPrPw		
COMA	(A) → A Complement Accumulator A	INH	41	0	0		
COMB	(B) → B Complement Accumulator B	INH	51	0	0		
CPD #opr16i CPD opr8a	(A:B) - (M:M+1) Compare D to Membry (16-Bit)	DIR	8C jj kk 9C dd	PO RPE	OF REP		$\Delta\Delta\Delta\Delta\Delta$
CPD cont 6a	Compare D to memory (10 cm)	EXT	BC hh 11	RPO	ROP		
CPD opni0_xysp		IDX	AC xb	RPE	Rfp		
CPD opnosysysp		IDX1	AC xb ff	RPO	RPO		
CPD quox16,xysp		IDX2	AC xb ee ff	frpp	Expr		
CPD [D,xysp] CPD [optx16,xysp]		[D,IDX] [IDX2]	AC xb AC xb se ff	fifrpf fiprpf	fifRfp fipRfp		
CPS#apr16i	(SP) - (M:M+1)	IMM	8F jj kk	PO	OF		ΔΔΔΔ
CPS oprise	Compare SP to Memory (16-Bit)	DIR	9F dd	RPE	REP		
CPS opr16a		EXT	BF hh 11	RPO	ROP		
CPS opni0_xysp CPS opni0_xysp		IDX IDX1	AF xb AF xb ff	RPE RPO	REP		
CPS opniti sysp		IDX2	AF xb ee ff	farr	ERRY		
CPS [D,xysp]		[D,IDX]	AF xb	fifRPf	EIERER		
CPS [aprort6,xysp]		[10002]	AF xb ee ff	fipspf	EIPREP		
CPX #apr16i	(X) - (M:M+1)	IMM	BE jj kk	20	OF		$\Delta\Delta\Delta\Delta\Delta$
CPX oprSu	Compare X to Memory (16-Bit)	DIR	9E dd	RPf	REP		
CPX opr16a		EXT	BE hh 11 AE xb	RPO RPE	ROP		
CPX opns0_xysp CPX opns0.xysp		IDX1	AE xb ff	RPO	RPO		
CPX oprx16,xysp		IDX2	AE xb ee ff	fapp	ERPP		
CPX [D,xysp]		[D,IDX]	AE xb	fifRPf	fifzfp		
CPX [qprx16,xysp]		[IDX2]	AE xb ee ff	fipppf	fipsfp		
CPY #apr18i	(Y) - (M:M+1)	IMM	8D jj kk	PO	OP		$\Delta\Delta\Delta\Delta\Delta$
CPY oprisa CPY oprisa	Compare Y to Memory (16-Bit)	DIR	9D dd BD hh 11	RPE RPO	REP		
CPY opni0_xysp		IDX	AD xb	RPE	REP		
CPY opns9.xysp		IDX1	AD xb ff	RPO	RPO		
CPY oprox16 xysp		IDX2	AD xb ee ff	ERPP	ERPP		
CPY [D,xysp]		[D,IDX]	AD xb	fifRPf	EIERER		
CPY [qp/x/i8,xysp]  DAA	Adjust Sum to BCD	[IDX2]	AD xb se ff 18 07	firrpf ofo	fipsfp ofo		ΔΔ?Δ
Liver .	Decimal Adjust Accumulator A	INT	10 01		010		aa:a
DBEQ abdys, rolli	(ontr) - 1-> ontr if (ontr) = 0, then Branch	REL (9-bit)	04 lb rr	PPP (branch)	PPP		
	if (critr) = 0, then Branch else Continue to next instruction	(n-on)		PPO (no branch)			
	THE STATE OF THE PROPERTY OF						
	Decrement Counter and Branch if = 0 (ontr = A, B, D, X, Y, or SP)						
DBNE abdxys, ral9	(ontr) - 1 → ontr	REL	04 1b rr	PPP (branch)	PPP		
	If (ontr) not = 0, then Branch; else Continue to next instruction	(9-bit)		PPO (no branch)			
	The second secon						
	Decrement Counter and Branch if ≠ 0 (ontr = A, B, D, X, Y, or SP)						
			<b>.</b>	<b>.</b>			

# **DBNE**

#### Decrement and Branch if Not Equal to Zero

**DBNE** 

Operation  $(counter) - 1 \Rightarrow counter$ 

If (counter) not = 0, then (PC) +  $$0003 + rel \Rightarrow PC$ 

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (-256 to +255) from the address following the last byte of object code in the instruction.

CCR Effects

SXHINZVC

Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles		
DBNE abdxysp, rei9	REL (9-bit)		PPP (branch) PPO (no branch)		

Loop Primitive Postbyte (1b) Coding									
Source	Postbyte <sup>1</sup> Object		Counter	Offset					
Form	Code		Register						
DBNE A, rel9 DBNE B, rel9 DBNE D, rel9 DBNE X, rel9 DBNE Y, rel9 DBNE SP, rel9	0010 X000 0010 X001 0010 X100 0010 X101 0010 X110 0010 X111	04 20 rr 04 21 rr 04 24 rr 04 25 rr 04 26 rr 04 27 rr	A B D X Y SP	Positive					
DBNE A, rel9	0011 X000	04 30 rr	A	Negative					
DBNE B, rel9	0011 X001	04 31 rr	B						
DBNE D, rel9	0011 X100	04 34 rr	D						
DBNE X, rel9	0011 X101	04 35 rr	X						
DBNE Y, rel9	0011 X110	04 36 rr	Y						
DBNE SP, rel9	0011 X111	04 37 rr	SP						

NOTES:

<sup>1.</sup> Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit: bit 3 is not used; bits 2:1:0 select the counter register.



## MC9S12 Cycles

- MC9S12 works on 48 MHz clock
- A processor cycle takes 2 clock cycles P clock is 24 MHz
- Each processor cycle takes **41.7 ns** (1/24 μs) to execute
- An instruction takes from **1** to **12** processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Reference Manual.
  - For example, **LDAB** using the **IMM** addressing mode shows one CPU cycle (of type P).
  - LDAB using the EXT addressing mode shows three CPU cycles (of type rPO).
  - Section 6.6 of the S12CPUV2 Reference Manual explains what the HCS12 is doing during each of the different types of CPU cycles.

```
org $2000; Inst
2000
                                     Mode
                                            Cycles
                   ldab #10 ; LDAB (IMM)
2000 C6 0A
                                              1
2002 87
              loop:clra
                             : CLRA
                                      (INH)
                                              1
                   dbne b,loop ; DBNE (REL)
2003 04 31 FC
                                              3
2006 3F
                             ; SWI
                                              9
                   swi
```



The program executes the **ldab** #10 instruction once. It then goes through the loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \text{ μs}$$



**LDAB** 

Load B

**LDAB** 

Operation  $(M) \Rightarrow B$ 

OF

 $\mathsf{imm} \Rightarrow \mathsf{B}$ 

Loads B with either the value in M or an immediate value.

CCR

Effects

	S	Х	Н	- 1	N	Z	V	С
Г	-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8i LDAB opr8a LDAB opr16a LDAB oprx0_xysppc LDAB oprx16,xysppc LDAB oprx16,xysppc LDAB oprx16,xysppc LDAB [oprx16,xysppc] LDAB [oprx16,xysppc]	IDX IDX1	C6 ii D6 dd F6 hh l1 E6 xb E6 xb ff E6 xb ee ff E6 xb ee ff E6 xb	P rPf rPO rPf rPO frPP frfrpf ffprpf



### **Assembler Directives**

- In order to write an assembly language program it is necessary to use assembler **directives**.
- T hese are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- CodeWarrior has a large number of assembler directives, which can be found in the CodeWarrior help section.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:



Directive Name	Description	Example
equ	Give a value to a symbol	len: equ 100
org	Set starting value of location counter where code or data will go	org \$1000
dc.b	Allocate and initialize storage for 8-bit variables. Place the bytes in successive memory locations	var: dc.b 2,18 name: dc.b "Jane"
dc.w	Allocate and initialize storage for 16-bit variables. Place the bytes in successive memory locations	var: dc.w \$ABCD
ds.b	Allocate specified number of 8-bit storage places	Table: ds.b 10
ds.w	Allocate specified number of 16-bit storage spaces	table: ds.w 50
dcb.b	Fill memory with a given value: The first value is the number of bytes to fill. The second number is the value to put into memory	init_data: dc.b 100,0



# Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives dc and ds:

org \$2000

table1: dc.b \$23,\$17,\$f2,\$a3,\$56

table2: ds.b 5

var: dc.w \$43af

The CodeWarrior assembler produces a listing file (**.lst**). Here is the listing file from the assembler:

Freescale HC12-Assembler (c) Copyright Freescale 1987-2009 Abs. Rel. Loc Obj. code Source line

, (DJ.	rten Loc	Obj. code	Source mic		
1	1			org	\$2000
2	2 a002000	2317 F2A3	table1:	dc.b	\$23,\$17,\$f2,\$a3,\$56
	002004	- 56			
3	3 a002005		table2:	ds.b	5
4	4 a00200A	43AF	var:	dc.w	\$43af
5	5				

Note that **table1** is a name with the value of \$2000, the value of the location counter defined in the **org** directive. Five bytes of data are defined by the **dc.b** directive, so the location counter is increased from \$2000 to \$2005.



Note that **table2** is a name with the value of \$2005. Five bytes of data are set aside for table2 by the **ds.b** 5 directive. The as12 assembler initialized these five bytes of data to all zeros. **var** is a name with the value of \$200a, the first location after table2.



#### **HC12 Instructions**

- 1. Data Transfer and Manipulation Instructions instructions which move and manipulate data (S12CPUV2 Reference Manual, Sections 5.3, 5.4, and 5.5).
- Load and Store load copy of memory contents into a register; store copy of register contents into memory.

LDAA \$2000 ; Copy contents of addr \$2000 into A STD 0,X ; Copy contents of D to addrs X and X+1

• Transfer — copy contents of one register to another.

TBA ; Copy B to A TFR X,Y ; Copy X to Y

• Exhange — exchange contents of two registers.

XGDX ; Exchange contents of D and XEXG A,B ; Exchange contents of A and B

• Move — copy contents of one memory location to another.

MOVB \$2000,\$20A0; Copy byte at \$2000 to \$20A0

MOVW 2,X+,2,Y+ ; Copy two bytes from address held

; in X to address held in Y

; Add 2 to X and Y

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

ABA ; Add B to A; results in A

SUBD \$20A1 ; Subtract contents of \$20A1 from D

INX ; Increment X by 1

MUL ; Multiply A by B; results in D



- 3. Logic and Bit Instructions perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).
  - Logic Instructions

ANDA \$2000 ; Logical AND of A with contents of

; \$2000

EORB 2,X ; Exclusive OR B with contents of

; address (X+2)

• Clear, Complement and Negate Instructions

NEG -2,X; Negate (2's comp) contents of

; address (X-2)

CLRA ; Clear ACC A

• Bit manipulate and test instructions — work with bits of a register or memory.

BITA #\$08 ; Check to see if Bit 3 of A is set BSET \$0002,#\$18 ; Set bits 3 and 4 of address \$0002

Shift and rotate instructions

LSLA ; Logical shift left A

ASR \$1000 ; Arithmetic shift right value at address

; \$1000



4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

TSTA ; (A)-0 -- set flags accordingly

CPX #\$8000 ; (X) - \$8000 -- set flags accordingly

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

JMP L1 ; Start executing code at address label

; L1

BEQ L2 ; If Z bit set, go to label L2

DBNE X,L3 ; Decrement X; if X not 0 then goto L3 BRCLR \$1A,#\$80,L4 ; If bit 7 of addr \$1A clear, go to

; label L4

JSR sub1 ; Jump to subroutine sub1 RTS ; Return from subroutine

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

• Interrupt instructions

SWI ; Initiate software interrupt

RTI ; Return from interrupt



7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

ABX; Add(B) to (X)

LEAX 5,Y ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

ANDCC #\$f0 ; Clear N, Z, C and V bits of CCR

SEV ; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

PSHA ; Push contents of A onto stack

PULX ; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put MC9S12 into low power mode (S12CPUV2 Reference Manual, Section 5.27).

STOP ; Put into lowest power mode

WAI ; Put into low power mode until next interrupt

11. Null Instructions

NOP ; No operation BRN ; Branch never



12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).

# **Disassembly of an HC12 Program**

• It is sometimes useful to be able to convert *HC12 op codes* into *mnemonics*.

## For example, consider the hex code:

ADDR DATA			
1000 C6 05 CE 20 00 E6 01	18 06 04	35 EE	3F

- To determine the instructions, use Table A-2 of the HCS12 Core Users Guide.
  - If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2. From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is **LDAB**, and it uses the **IMM** addressing mode. Thus, the two bytes **C6 05** is the op code for the instruction **LDAB** #\$05.
  - If the first byte is **\$18**, use Sheet 2 of Table A.2, and do the same thing. For example, **18 06** is a two byte instruction, the mnemonic is **ABA**, and it uses the **INH** addressing mode, so there is no operand. Thus, the two bytes **18 06** is the op code for the instruction **ABA**.



- Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
- Transfer (**TFR**) and exchange (**EXG**) instructions all have the op code **\$B7**. Use Table A.5 to determine whether it is **TFR** or an **EXG**, and to determine which registers are being used. If the most significant bit of the postbyte is **0**, the instruction is a transfer instruction.
- Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code **\$04**. To determine which instruction the op code **\$04** implies, and whether the branch is <u>positive</u> (forward) or <u>negative</u> (backward), use Table A.6. For example, in the sequence **04 35 EE**, the 04 indicates a loop instruction. The 35 indicates it is a **DBNE X** instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The **EE** indicates a branch of -18 bytes.

\_



• Use up all the bytes for one instruction, then go on to the next instruction.

C6 05  $\Rightarrow$  LDAB #\$05 two-byte LDAB, IMM addressing mode

CE 20 00  $\Rightarrow$  LDX #\$2000 three-byte LDX, IMM

addressing mode

**E6 01**  $\Rightarrow$  **LDAB 1,X** two to four-byte LDAB,

IDX addressing mode. Operand  $01 \Rightarrow 1,X$ , a 5b constant offset which uses only one postbyte

**18 06**  $\Rightarrow$  **ABA** two-byte ABA, INH addressing

mode

**04 35 EE**  $\Rightarrow$  **DBNE X**,(-18) three-byte loop instruction

Postbyte 35 indicates DBNE X,

negative


**3F**  $\Rightarrow$  **SWI** one-byte SWI, INH addressing

mode



#### Table A-2. CPU12 Opcode Map (Sheet 1 of 2)

											,			_	_
00 †5					50 1	60 3-6		80 1		A0 3-6				E0 3-6	
BGND	ANDCC	BRA	PULX	NEGA	NEGB	NEG	NEG	SUBA	SUBA	SUBA	SUBA	SUBB	SUBB	SUBB	SUBB
IH 1	IM 2		IH 1	IH 1	IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
01 5	11 11		31 3	41 1	51 1	61 3-6	71 4	81 1	91 3	A1 3-6	B1 3	C1 1	D1 3	E1 3-6	F1 3
MEM	EDIV	BRN	PULY	COMA	COMB	COM	COM	CMPA	CMPA	CMPA	CMPA	CMPB	CMPB	CMPB	CMPB
IH 1	IH 1	RL 2	IH 1			ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2		EX 3
INY 1	MUL #1	22 3/1 BHI	32 3 PULA	42 1 INCA	52 1 INCB	62 3-6 INC	72 4 INC	82 1 SBCA	92 3 SBCA	A2 3-6 SBCA	B2 3 SBCA	C2 1 SBCB	D2 3 SBCB	E2 3-6 SBCB	F2 3 SBCB
III IINT	IH 1		IH 1		IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2		EX 3
03 1	13 3		33 3		53 1	63 3-6	73 4	83 2	93 3	A3 3-6	B3 3	C3 2	D3 3		F3 3
DEY '	EMUL	BLS	PULB	DECA	DECB	DEC	DEC	SUBD	SUBD	SUBD	SUBD	ADDD	ADDD	ADDD	ADDD
IH 1	IH 1	RL 2	IH 1		IH 1	ID 2-4	EX 3	IM 3	DI 2	ID 2-4	EX 3	IM 3	DI 2		EX 3
04 3	14 1	24 3/1	34 2	44 1	54 1	64 3-6	74 4		94 3	A4 3-6	B4 3	C4 1	D4 3	E4 3-6	F4 3
loop*	ORCC	BCC	PSHX	LSRA	LSRB	LSR	LSR	ANDA	ANDA	ANDA	ANDA	ANDB	ANDB	ANDB	ANDB
RL 3	IM 2	RL 2	IH 1	IH 1	IH 1	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
05 3-6	15 4-7	25 3/1	35 2	45 1	55 1	65 3-6	75 4		95 3	A5 3-6	B5 3	C5 1			F5 3
JMP	JSR	BCS	PSHY	ROLA	ROLB	ROL	ROL	BITA	BITA	BITA	BITA	BITB	BITB	BITB	BITB
ID 2-4	ID 2-4	RL 2	IH 1			ID 2-4	EX 3	IM 2		ID 2-4	EX 3	IM 2		ID 2-4	EX 3
06 3	16 4	26 3/1	36 2	46 1		66 3-6	76 4		96 3		B6 3	C6 1	D6 3		F6 3
JMP	JSR	BNE	PSHA	RORA	RORB	ROR	ROR	LDAA	LDAA	LDAA	LDAA	LDAB	LDAB	LDAB	LDAB
	EX 3		IH 1		IH 1	ID 2-4 67 3-6	FX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4 E7 3-6	EX 3
07 4 BSR	JSR 4	BEQ	37 2 PSHB	ASRA	57 1 ASRB	67 3-6 ASR	77 4 ASR	87 1 CLRA	97 1 TSTA	NOP 1	B7 1 TFR/EXG	CLRB	D7 1 TSTB	TST	TST 3
			IH 1			ID 2-4	EX 3	IH 1	IH 1	IH 1	IH 2	IH 1	IH 1	ID 2-4	EX 3
08 1	18 -	28 3/1		48 1		68 3-6	78 4		98 3		B8 3	C8 1	D8 3		F8 3
INX I	Page 2	BVC	PULC	ASLA	ASLB	ASL	ASL	EORA	EORA	EORA	EORA	EORB	EORB	EORB	EORB
IH 1		RL 2	IH 1	IH 1	IH 1	ID 2-4		IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3
09 1	19 2	29 3/1	39 2	49 1	59 1	69 ‡2-4	79 3	89 1	99 3	A9 3-6	B9 3	C9 1	D9 3	E9 3-6	F9 3
DEX	LEAY	BVS	PSHC	LSRD	ASLD	CLR	CLR	ADCA	ADCA	ADCA	ADCA	ADCB	ADCB	ADCB	ADCB
IH 1	ID 2-4	RL 2	IH 1			ID 2-4	EX 3	IM 2	DI 2	ID 2-4	EX 3	IM 2	DI 2		EX 3
0A‡7	1A2	2A3/1	3A 3			6A ‡2-4		8A 1	9A 3	AA 3-6	BA 3	CA 1	DA 3		FA 3
RTC	LEAX	BPL	PULD	CALL	STAA	STAA	STAA	ORAA	ORAA	ORAA	ORAA	ORAB	ORAB	ORAB	ORAB
IH 1		RL 2	IH 1			ID 2-4	EX 3		DI 2	ID 2-4	EX 3		DI 2		EX 3
OB †8	1B 2 LEAS	2B 3/1 BMI	3B 2 PSHD	4B ‡7-10 CALL	5B 2 STAB	6B ‡2-4 STAB	7B 3 STAB	8B 1 ADDA	9B 3 ADDA	AB 3-6 ADDA	BB 3 ADDA	CB 1 ADDB	DB 3 ADDB	EB 3-6 ADDB	FB 3 ADDB
IH 1	ID 2-4		IH 1			ID 2-4	EX 3		DI 2	ID 2-4	EX 3	IM 2	DI 2	ı	
0C 4-6	10 4	20 3/1				6C ±2-4	7C 3			AC 3-6	BC 3			EC 3-6	FC 3
BSET	BSET	BGE	wavr 1+5	BSET	STD	STD	STD	CPD 2	CPD	CPD	CPD	LDD 2	LDD 3	LDD	LDD 3
ID 3-5	EX 4		SP 1			ID 2-4	EX 3		DI 2	ID 2-4	EX 3		DI 2		
0D 4-6	1D 4	2D 3/1	3D 5			6D ±2-4				AD 3-6	BD 3	CD 2		ED 3-6	FD 3
BCLR	BCLR	BLT	RTS	BCLR	STY	STY	STY	CPY	CPY	CPY	CPY	LDY	LDY	LDY	LDY
ID 3-5	EX 4	RL 2	IH 1	DI 3	DI 2	ID 2-4	EX 3	IM 3	DI 2	ID 2-4	EX 3	IM 3	DI 2	ID 2-4	EX 3
0E ‡4-6	1E 5	2E 3/1	3E ‡†7			6E ‡2-4	7E 3				BE 3	CE 2	DE 3	EE 3-6	FE 3
BRSET	BRSET	BGT	WAI	BRSET	STX	STX	STX	CPX	CPX	CPX	CPX	LDX	LDX	LDX	LDX
ID 4-6	EX 5		IH 1	DI 4		ID 2-4			DI 2		EX 3		DI 2		
0F ‡4-6	1F 5	2F 3/1	3F 9	4F 4		6F ‡2-4		8F 2		AF 3-6	BF 3	CF 2	DF 3	EF 3-6	
BRCLR	BRCLR	BLE	SWI	BRCLR	STS	STS	STS	CPS	CPS	CPS	CPS	LDS	LDS	LDS	LDS
ID 4-6	EX 5	RL 2	IH 1	DI 4	DI 2	ID 2-4	EX 3	IM 3	DI 2	ID 2-4	EX 3	IM 3	DI 2	ID 2-4	EX 3



#### Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

					50 10			80 10							F0 10
MOVW	IDIV	LBRA	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IM-ID 5	IH 2		IH 2	IH 2	IH 2 51 10	IH 2 61 10	IH 2	IH 2 81 10	IH 2	IH 2 A1 10	IH 2 B1 10	IH 2			IH 2
MOVW	FDIV	LBRN	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
EX-ID 5		RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2				IH 2
02 5	12 13	22 4/3				62 10	72 10			A2 10	B2 10				F2 10
MOVW	EMACS	LBHI	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
ID-ID 4	SP 4	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
03 5 MOVW	13 3 EMULS	23 4/3 LBLS	33 10 TRAP	43 10 TRAP	53 10 TRAP	63 10 TRAP	73 10 TRAP	83 10 TRAP	93 10 TRAP	A3 10 TRAP	B3 10 TRAP	C3 10 TRAP	D3 10 TRAP	E3 10 TRAP	F3 10 TRAP
IM-EX 6	IH 2		IH 2		IH 2		IH 2		IH 2	IH 2	IH 2			IH 2	IH 2
1M-EA 6	14 12	74 4/3	34 10		54 10	64 10	74 10	84 10	94 10	A4 10	B4 10	C4 10	D4 10	E4 10	F4 10
MOVW	EDIVS	LBCC	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
EX-EX 6	IH 2	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
05 5	15 12		35 10				75 10			A5 10					F5 10
MOVW	IDIVS	LBCS	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
ID-EX 5	IH 2		IH 2	IH 2	IH 2				IH 2	IH 2	IH 2				IH 2
ABA 2	SBA	26 4/3 LBNE	36 10 TRAP	46 10 TRAP	56 10 TRAP	66 10 TRAP	76 10 TRAP	86 10 TRAP	96 10 TRAP	A6 10 TRAP	B6 10 TRAP	C6 10 TRAP	D6 10 TRAP	E6 10 TRAP	F6 10 TRAP
IH 2		RL 4	IH 2	IH 2	IH 2		IH 2		IH 2		IH 2				
		27 4/3		47 10								C7 10			F7 10
DAA	CBA	LBEQ	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IH 2	IH 2	RL 4	IH 2		IH 2		IH 2		IH 2						IH 2
08 4	18 4-7			48 10							B8 10				F8 10
MOVB IM-ID 4	MAXA ID 3-5	LBVC RL 4	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP IH 2	TRAP	TRAP	TRAP
IM-ID 4	19 4-7	29 4/3		49 10						IH 2 A9 10					F9 10
MOVB	MINA	LBVS	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
EX-ID 5	ID 3-5	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
0A 5	1A 4-7	2A 4/3			5A 10						BA 10				FA 10
MOVB	EMAXD	LBPL	REV	TRAP											
ID-ID 4	ID 3-5	RL 4	SP 2		IH 2		IH 2	IH 2	IH 2		IH 2				IH 2
MOVB	1B 4-7 EMIND	2B 4/3 LBMI	3B †5n/3n REVW	4B 10 TRAP	5B 10 TRAP	6B 10 TRAP	7B 10 TRAP	8B 10 TRAP	9B 10 TRAP	AB 10 TRAP	BB 10 TRAP	CB 10 TRAP	DB 10 TRAP	EB 10 TRAP	TRAP
IM-EX 5	ID 3-5	RL 4		IH 2											
	1C 4-7		3C ±†7B							AC 10		CC 10			FC 10
MOVB	MAXM	LBGE	WÁV	TRAP											
EX-EX 6	ID 3-5	RL 4		IH 2	IH 2		IH 2		IH 2		IH 2				IH 2
MOVB 5	1D D4-7	2D 4/3 LBLT	3D ‡6 TBL	4D 10 TRAP	5D 10 TRAP	6D 10	7D 10 TRAP	8D 10 TRAP	9D 10 TRAP	AD 10 TRAP	BD 10 TRAP	CD 10 TRAP	DD 10 TRAP	ED 10 TRAP	FD 10 TRAP
	MINM ID 3-5	RL 4				TRAP			IH 2						
	ID 3-5 1E 4-7	2E 4/3		IH 2 4E 10	IH 2 5E 10	6E 10		IH 2 8E 10		IH 2 AE 10	IH 2 BE 10	IH 2 CE 10			IH 2
TAB	EMAXM	LBGT	STOP	TRAP											
IH 2	ID 3-5	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2		IH 2		IH 2	IH 2	IH 2
0F 2	1F 4-7	2F 4/3			5F 10							CF 10			FF 10
TBA	EMINM	LBLE	ETBL	TRAP											
IH 2	ID 3-5	RL 4	ID 3	IH 2											

<sup>\*</sup> The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

<sup>†</sup> Refer to instruction summary for more information.

<sup>‡</sup> Refer to instruction summary for different HC12 cycle count.



#### Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)

D2	E0 n,X n,SP 9b const E1 -n,X 9b const 9b const E2 n,X 16b const 16c const E3 [n,X] 16b indr E4 A,X A offset E5 F5
Sb const   Sb const   Pre-inc   Pr	9b const 9b const E1
1	E1n,X
1, X	,X 9b const 9b const 9b const 9b const 9b const 16b const 16b const 16b const 16b const 16b indr 1
Sb const	9b const 9b const E2
12	E2 n,X n,SP 16b const 16b const E3 F3 [n,X] (n,SP) 16b indr 16b indr E4 A,X A,SP A offset A offset
2 X	n,X n,SP 16b const 16b const E3 F3 [n,X] 16b indr 16b indr E4 A,X A,SP A offset A offset
Sb const   Sb const   Pre-inc   Dost-inc   Sb const   Sb const   Pre-inc   Dost-inc   Sb const	16b const 16b const E3 F3 [n,X] [n,SP] 16b indr 16b indr E4 F4 A,X A,SP A offset A offset
103   3, X   13   13, X   23   4, 4   4   4   54   55   65   65   75   55   65   65   65	E3 [n,X] [n,SP] 16b indr 16b indr E4 A,X A,SP A offset A offset
3 X         -13 X         4 + X         4 X+         5 Y         -13 Y         4 + Y         4 Y+         3 SP         -13 SP         4 + SP         4 SP+         3 PC         -13 PC           5b const         <	[n,X] [n,SP] 16b indr 16b indr E4 F4 A,X A,SP A offset A offset
Sb const   Sb const   Pre-inc   Pre-inc   Pre-inc   Sb const   S	16b indr 16b indr E4 F4 A,X A,SP A offset A offset
04         14         24         34         34         44         54         64         74         5,Y         4,SP         94         A4         5,FP         4,PC         -12,PC         5,5P+         5,FP         5,FP         5,FP         5,FP         4,PC         -12,PC         5,FP         5,FP         5,FP         4,PC         -12,PC         5,FP         -12,PC         5,FP         5,FP         5,FP         4,PC         -12,PC         5,FP         5,FP         5,FP         -12,PC         5,FP	E4 F4 A,X A,SP A offset A offset
4 X         -12 X         5 + X         5 X+         4 Y         -12 Y         5 + Y         5 Y+         5 Y+         4 SP         -12 SP         5 + SP         5 SP+         4 PC         -12 PC           5b const         6,+Y         6,+Y         6,+Y         6,+Y         6,+Y         6,+Y         6,+Y         6,+Y         5,SP         -11,SP         6,+SP         6,SP+         5,PC         -11,PC         5b const         5b const <td< td=""><td>A,X A,SP A offset A offset</td></td<>	A,X A,SP A offset A offset
Sb const	A offset A offset
05         15         25         35         45         5,7         -11,Y         6,+Y         6,Y         5,P         -11,P         6,+Y         6,Y         5,P         -11,P         6,+Y         6,Y         5,P         -11,P         6,P         6,Y         5,P         -11,P         6,P         6,Y         5,P         -11,P         6,P         6,P         -11,P         6,P	
5 X         -11,X         6,+X         6,X+         5,Y         -11,Y         6,+Y         6,Y         5,SP         -11,SP         6,+SP         6,+SP         6,SP+         5,PC         -11,PC           5b const         6,SP         -10,SP         7,+SP         7,SP+         6,PC         -10,PC	[E5  F5
5b const	1 p.v.   p.co
D8	B,X B,SP
6,X = 10,X = 7,+X = 7,X+ = 6,Y = 50 const	B offset B offset
5b const   5b const   pre-inc   post-inc   5b const   5b const   pre-inc   post-inc   5b const	E6 F6
07	D,X D,SP D offset D offset
7,X         -9,X         8,+X         8,X+         7,Y         -9,Y         8,+Y         8,Y+         7,SP         -9,SP         8,+SP         8,SP+         7,PC         -9,PC           5b const         5b c	
5b const 5b const pre-inc post-inc 5b const 5b c	E7 F7 ID.X1 ID.SP1
D8 18 28 38 48 58 68 78 88 98 A8 B8 C8 D8	[D,X] [D,SP] D indirect   D indirect
	E8 F8
	n.Y n.PC
5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const pre-dec post-dec 5b const 5b const 5b const	9b const 9b const
100 19 29 39 49 59 69 79 89 99 A9 B9 C9 D9	E9 F9
9.X	_n.Yn.PC
5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const 5b co	9b const 9b const
0A 1A 2A 3A 4A 5A 6A 7A 8A 9A AA BA CA DA	EA FA
10.X 1 -6.X 1 6X 1 6.X- 1 10.Y 1 -6.Y 1 6Y 1 6.Y- 1 10.SP 1 -6.SP 1 6.SP- 1 10.PC 1 -6.PC	n.Y n.PC
5b const 5b const pre-dec post-dec 5b const 5b c	16b const 16b const
TOB 1B 2B 3B 4B 5B 6B 7B 8B 9B AB BB CB DB	EB FB
11,X -5,X 5,-X 5,X- 11,Y -5,Y 5,-Y 5,Y- 11,SP -5,SP 5,-SP 5,SP 11,PC -5,PC	[n,Y] [n,PC]
5b const 5b const pre-dec post-dec 5b const 5b c	16b indr 16b indr
10C	EC FC
12,X	A,Y A,PC
5b const   5b const   pre-dec   post-dec   5b const   5b const   pre-dec   post-dec   5b const   5b	A offset A offset
	ED FD
13,X -3,X 3,-X 3,X- 13,Y -3,Y 3,-Y 13,SP -3,SP 3,-SP 3,SP 13,PC -3,PC	B,Y B,PC
	B offset B offset
	EE FE
14,X -2,X 2,-X 2,X- 14,Y -2,Y 2,-Y 14,SP -2,SP 2,-SP 2,SP 14,PC -2,PC	
	D,Y D,PC
0F 1F 2F 3F 4F 5F 8F 7F 8F 9F AF BF CF DF	D,Y D,PC D offset D offset
15,X -1,X 1,-X 1,X- 15,Y -1,Y 1,-Y 1,Y- 15,SP -1,SP 1,-SP 1,SP 15,PC -1,PC	D offset D offset EF FF
5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const 5b co	D offset D offset




Table A-5. Transfer and Exchange Postbyte Encoding

TRANSFERS											
↓LS	MS⇒	0	1	2	3	4	5	6	7		
0		A⇒A	B⇒A	CCR⇒A	TMP3 <sub>L</sub> ⇒ A	B⇒A	$X_L \Rightarrow A$	YL⇒A	SP <sub>L</sub> ⇒A		
1		A⇒B	B⇒B	CCR⇒B	TMP3 <sub>L</sub> ⇒ B	B⇒B	X <sub>L</sub> ⇒B	Y <sub>L</sub> ⇒B	SP <sub>L</sub> ⇒B		
2		A ⇒ CCR	B⇒CCR	CCR ⇒ CCR	TMP3 <sub>L</sub> ⇒ CCR	B⇒CCR	X <sub>L</sub> ⇒CCR	Y <sub>L</sub> ⇒CCR	SP <sub>L</sub> ⇒ CCR		
3		sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X⇒TMP2	Y⇒TMP2	SP ⇒ TMP2		
4		sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D⇒D	X⇒D	Y⇒D	SP⇒D		
5		sex:A ⇒ X SEX A,X	sex:B⇒X SEXB,X	sex:CCR ⇒ X SEX CCR,X	TMP3⇒X	D⇒X	X⇒X	Y⇒X	SP⇒X		
6	6		sex:B⇒Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D⇒Y	X⇒Y	$Y \Rightarrow Y$	SP⇒Y		
7	7		sex:B⇒SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D⇒SP	X⇒SP	Y⇒SP	SP ⇒ SP		
EXCHANGES											
<b>↓LS</b>	MS⇒	8	9	Α	В	С	D	E	F		
0		$A \Leftrightarrow A$	B⇔A	CCR ⇔ A	$TMP3_L \Rightarrow A$ \$00:A $\Rightarrow TMP3$	B ⇒ A A ⇒ B	$X_L \Rightarrow A$ \$00:A \Rightarrow X	Y <sub>L</sub> ⇒ A \$00:A ⇒ Y	$SP_L \Rightarrow A$ $$00:A \Rightarrow SP$		
1		A ⇔ B	B⇔B	CCR ⇔ B	$TMP3_L \Rightarrow B$ $FF:B \Rightarrow TMP3$	B⇒B \$FF⇒A	$X_L \Rightarrow B$ \$FF:B $\Rightarrow X$	$Y_L \Rightarrow B$ \$FF:B \Rightarrow Y	$SP_L \Rightarrow B$ $SFF:B \Rightarrow SP$		
2		A ⇔ CCR	B ⇔ CCR	CCR ⇔ CCR	TMP3 <sub>L</sub> ⇒ CCR \$FF:CCR ⇒ TMP3	$B \Rightarrow CCR$ \$FF:CCR $\Rightarrow$ D	$X_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow X$	$Y_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow Y$	$SP_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow$ SP		
3		$$00:A \Rightarrow TMP2$ $TMP2_L \Rightarrow A$	$$00:B \Rightarrow TMP2$ $TMP2_L \Rightarrow B$	$$00:CCR \Rightarrow TMP2$ $TMP2_L \Rightarrow CCR$	TMP3 ⇔ TMP2	D ⇔ TMP2	X ⇔ TMP2	Y⇔TMP2	SP ⇔ TMP2		
4		\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR⇒D B⇒CCR	TMP3 ⇔ D	D⇔D	X⇔D	Y⇔D	SP ⇔ D		
5		\$00:A ⇒ X X <sub>L</sub> ⇒ A	\$00:B ⇒ X X <sub>L</sub> ⇒ B	\$00:CCR $\Rightarrow$ X X <sub>L</sub> $\Rightarrow$ CCR	TMP3 ⇔ X	D⇔X	$X \Leftrightarrow X$	$Y \Leftrightarrow X$	SP ⇔ X		
6		\$00:A ⇒ Y Y <sub>L</sub> ⇒ A	\$00:B ⇒ Y Y <sub>L</sub> ⇒ B	\$00:CCR⇒Y Y <sub>L</sub> ⇒CCR	TMP3 ⇔ Y	D⇔Y	X⇔Y	Y⇔Y	SP ⇔ Y		
7		\$00:A ⇒ SP SP <sub>L</sub> ⇒ A	$$00:B \Rightarrow SP$ $SP_L \Rightarrow B$	\$00:CCR ⇒ SP SP <sub>L</sub> ⇒ CCR	TMP3 ⇔ SP	D ⇔ SP	X ⇔ SP	Y ⇔ SP	SP ⇔ SP		

TMP2 and TMP3 registers are for factory use only.

Table A-6. Loop Primitive Postbyte	Encoding (lb)

00 A	10 A	20 A	30 A	40 A	50 A	60 A	70 A	80 A	90 A	Ao A	Bo A
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
01 B	11 B	21 B	31 B	41 B	51 B	61 B	71 B	81 B	91 B	A1 B	B1 B
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
02	12	22	32	42	52	62	72	82	92	A2	82
_	_	_	_	_	_	_	_	_	_	_	_
03	13	23	33	43	53	63	73	83	93	Аз	B3
-	10		-	40	55	60	70	00	90	Ma _	E60
04 D	14 D	24 D	34 D	44 D	54 D	64 D	74 D	84 D	94 D	A4 D	B4 D
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
05 X	15 X	25 X	35 X	45 X	55 X	65 X	75 X	85 X	95 X	As X	B5 X
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
06 Y	16 Y	26 Y	36 Y	46 Y	56 Y	66 Y	76 Y	86 Y	96 Y	As Y	Be Y
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
07 SP	17 SP	27 SP	37 SP	47 SP	57 SP	67 SP	77 SP	87 SP	97 SP	A7 SP	B7 SP
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)

#### Key to Table A-6




Table A-7. Branch/Complementary Branch

	Br	anch		Complementary Branch					
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment		
r>m	BGT	2E	$Z + (N \oplus V) = 0$	r≤m	BLE	2F	Signed		
r≥m	BGE	2C	$N \oplus V = 0$	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed		
r≤m	BLE	2F	$Z + (N \oplus V) = 1$	r>m	BGT	2E	Signed		
r <m< td=""><td>BLT</td><td>2D</td><td>N ⊕ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed		
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned		
r≥m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned		
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned		
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned		
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned		
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple		
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple		
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple		
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple		
Always	BRA	20	_	Never	BRN	21	Unconditional		

For 16-bit offset long branches precede opcode with a \$18 page prebyte.