

HC12 Addressing Modes

- Inherent, Extended, Direct, Immediate, Indexed, and Relative Modes
- Summary of MC9S12 Addressing Modes
- o Using X and Y registers as pointers
- How to tell which branch instruction to use

Instruction coding and execution

- How to hand assemble a program
- Number of cycles and time taken to execute an MC9S12 program

The MC9S12 has 6 addressing modes

Most of the HC12's instructions access data in memory There are several ways for the HC12 to determine which address to access

Effective address:

Memory address used by instruction (all modes except INH)

Addressing mode:

How the MC9S12 calculates the effective address



HC12 ADDRESSING MODES:

INH Inherent

IMM Immediate

DIR Direct

EXT Extended

REL Relative (used only with branch instructions)

IDX Indexed (won't study indirect indexed mode)



The Inherent (INH) addressing mode

Instructions which work only with registers inside ALU

ABA; Add B to A (A) + (B) \rightarrow A

18 06

CLRA; Clear A $0 \rightarrow A$

87

ASRA ; Arithmetic Shift Right A


47


TSTA ; Test A (A) - 0x00 Set CCR


97

The HC12 does not access memory

There is no effective address









The Extended (EXT) addressing mode

Instructions which give the 16-bit address to be accessed

LDAA \$1000 ; (\$1000) \rightarrow A

B6 10 00 Effective Address: \$1000

LDX \$1001 ; (\$1001:\$1002) \rightarrow X

FE 10 01 Effective Address: \$1001

STAB \$1003 ; (B) \rightarrow \$1003

7B 10 03 Effective Address: \$1003

Effective address is specified by the two bytes following op code

0x1000	17	0x2000	В6
	35		10
	02		00
	4A		FE
	C7		10
			01
			7B
			10
			

A		I
x		



The Direct (DIR) addressing mode

Direct (DIR) Addressing Mode Instructions which give 8 LSB of address (8 MSB all 0)

LDAA \$20 ; (\$0020) \rightarrow A

96 20 Effective Address: \$0020

STX \$21 ; (X) \rightarrow \$0021:\$0022

5E 21 Effective Address: \$0021

8 LSB of effective address is specified by byte following op code

0x1000	17	0x0020	
	35		
	02		
	4A		
	67		

20	96	
	20	
	5E	
	21	

A		В
×		



The Immediate (IMM) addressing mode

Value to be used is part of instruction

LDAA #\$17 ; $\$17 \rightarrow A$

B6 17 Effective Address: PC + 1

ADDA #10 ; (A) + $\$0A \rightarrow A$

8B 0A Effective Address: PC + 1

Effective address is the address following the op code

0x1000	17	0x2000
	35	
	02	
	4A	
	с7	_

0x2000	86
	17
	8B
	0 A
,	

A		B
x		



The Indexed (IDX, IDX1, IDX2) addressing mode

Effective address is obtained from X or Y register (or SP or PC) Simple Forms

LDAA 0,X ; Use (X) as address to get value to put in A

A6 00 Effective address: contents of X

ADDA 5,Y; Use (Y) + 5 as address to get value to add

to

AB 45 Effective address: contents of Y + 5

More Complicated Forms

INC 2,X-; Post-decrement Indexed

; Increment the number at address (X),

; then subtract 2 from X

62 3E Effective address: contents of X

INC 4,+X ; Pre-increment Indexed

; Add 4 to X

; then increment the number at address (X)

62 23 Effective address: contents of X + 4



Table 3-1. M68HC12 Addressing Mode Summary

Addressing Mode	Source Format	Abbreviation	Description
Inherent	INST (no externally supplied operands)	INH	Operands (if any) are in CPU registers
Immediate	INST #opr8i or INST #opr16i	IMM	Operand is included in instruction stream 8- or 16-bit size implied by context
Direct	INST opr8a	DIR	Operand is the lower 8 bits of an address in the range \$0000–\$00FF
Extended	INST opr16a	EXT	Operand is a 16-bit address
Relative	INST rel8 or INST rel16	REL	An 8-bit or 16-bit relative offset from the current pc is supplied in the instruction
Indexed (5-bit offset)	INST oprx5,xysp	IDX	5-bit signed constant offset from X, Y, SP, or PC
Indexed (pre-decrement)	INST oprx3,-xys	IDX	Auto pre-decrement x, y, or sp by 1 ~ 8
Indexed (pre-increment)	INST oprx3,+xys	IDX	Auto pre-increment x, y, or sp by 1 ~ 8
Indexed (post-decrement)	INST oprx3,xys-	IDX	Auto post-decrement x, y, or sp by 1 ~ 8
Indexed (post-increment)	INST oprx3,xys+	IDX	Auto post-increment x, y, or sp by 1 ~ 8
Indexed (accumulator offset)	INST abd,xysp	IDX	Indexed with 8-bit (A or B) or 16-bit (D) accumulator offset from X, Y, SP, or PC
Indexed (9-bit offset)	INST oprx9,xysp	IDX1	9-bit signed constant offset from X, Y, SP, or PC (lower 8 bits of offset in one extension byte)
Indexed (16-bit offset)	INST oprx16,xysp	IDX2	16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (16-bit offset)	INST [oprx16,xysp]	[IDX2]	Pointer to operand is found at 16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (D accumulator offset)	INST [D,xysp]	[D,IDX]	Pointer to operand is found at X, Y, SP, or PC plus the value in D

Different types of indexed addressing modes

(Note: We will not discuss indirect indexed mode)



INDEXED ADDRESSING MODES

(Does not include indirect modes)

	Example	Effective Address	Offset	Value in X After Done	Registers To Use
Constant Offset	IDAA n,X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	IDAA -n, X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postingrement	LDAA n, X+	(X)	1 to 8	(X)+n	X, Y, SP
Preincrement	LDAA n,+X	(X)+n	1 to 8	(X)+n	X, Y, SP
Postdecrement	LDAA n, X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	LDAA n,-X	(X)-n	1 to 8	(X)-n	X, Y, SP
ACC Offset	IDAA A,X IDAA B,X IDAA D,X	(X)+(A) (X)+(B) (X)+(D)	0 to FF 0 to FF 0 to FFFF	(X)	X, Y, SP, PC

The data books list three different types of indexed modes:

- Table 3.2 of the **S12CPUV2 Reference Manual** shows details
- **IDX**: One byte used to specify address
 - Called the postbyte
 - Tells which register to use
 - Tells whether to use autoincrement or autodecrement
 - Tells offset to use



- **IDX1:** Two bytes used to specify address
 - First byte called the postbyte
 - Second byte called the extension
 - Postbyte tells which register to use, and sign of offset
 - Extension tells size of offset
- **IDX2:** Three bytes used to specify address
 - First byte called the postbyte
 - Next two bytes called the extension
 - Postbyte tells which register to use
 - Extension tells size of offset

Table 3-2. Summary of Indexed Operations

Postbyte Code (xb)	Source Code Syntax	Comments rr; 00 = X, 01 = Y, 10 = SP, 11 = PC		
rr0nnnn	n,r n,r –n,r	5-bit constant offset n = -16 to +15 r can specify X, Y, SP, or PC		
111m0zs	n,r –n,r	Constant offset (9- or 16-bit signed) z- 0 = 9-bit with sign in LSB of postbyte(s) 1 = 16-bit if z = s = 1, 16-bit offset indexed-indirect (see below) r can specify X, Y, SP, or PC	-256 ≤ n ≤ 255 -32,768 ≤ n ≤ 65,535	
111rr011	[n,r]	16-bit offset indexed-indirect rr can specify X, Y, SP, or PC	-32,768 ≤ n ≤ 65,535	
rr1pnnnn	n,-r n,+r n,r- n,r+	Auto predecrement, preincrement, postdecrement, of p = pre-(0) or post-(1), n = -8 to -1, +1 to +8 r can specify X, Y, or SP (PC not a valid choice) +8 = 0111 +1 = 0000 -1 = 11118 = 1000	r postincrement;	
111rr1aa	A,r B,r D,r	Accumulator offset (unsigned 8-bit or 16-bit) aa-00 = A 01 = B 10 = D (16-bit) 11 = see accumulator D offset indexed-indirect r can specify X, Y, SP, or PC		
111rr111	[D,r]	Accumulator D offset indexed-indirect r can specify X, Y, SP, or PC		

Indexed addressing mode instructions use a postbyte to specify index registers (X and Y), stack pointer (SP), or program counter (PC) as the base index register and to further classify the way the effective address is formed. A special group of instructions cause this calculated effective address to be loaded into an index register for further calculations:

- Load stack pointer with effective address (LEAS)
- Load X with effective address (LEAX)
- · Load Y with effective address (LEAY)



Relative (REL) Addressing Mode

The relative addressing mode is used only in branch and long branch instructions.

Branch instruction: One byte following op code specifies how far to branch.

<u>Treat the offset as a signed number</u>; add the offset to the address following the current instruction to get the address of the instruction to branch to

(BRA) 20 35 PC + 2 +
$$0035 \rightarrow PC$$

(BRA) 20 C7 PC + 2 + FFC7
$$\rightarrow$$
 PC
PC + 2 - 0039 \rightarrow PC

Long branch instruction: Two bytes following op code specifies how far to branch.

<u>Treat the offset as an unsigned number</u>; add the offset to the address following the current instruction to get the address of the instruction to branch to

(LBEQ) 18 27 02 1A If
$$Z == 1$$
 then $PC + 4 + 021A \rightarrow PC$
If $Z == 0$ then $PC + 4 \rightarrow PC$

When writing assembly language program, you don't have to calculate offset. You indicate what address you want to go to, and the assembler calculates the offset



Summary of MC9S12 addressing modes **ADDRESSING MODES**

Name		Example	Op Code	Effective Address
INH	Inherent	ABA	18 06	None
IMM	Immediate	LDAA #\$35	86 35	PC + 1
DIR	Direct	LDAA \$35	96 35	0x0035
EXT	Extended	LDAA \$2035	B6 20 35	0x2035
IDX IDX1 IDX2	Indexed	LDAA 3,X LDAA 30,X LDAA 300,X	A6 03 A6 E0 13 A6 E2 01 2C	X + 3 X + 30 X + 300
IDX	Indexed Postincrement	LDAA 3,X+	A6 32	x (x+3 -> x)
IDX	Indexed Preincrement	LDAA 3,+X	A6 22	X+3 (X+3 -> X)
IDX	Indexed Postdecrement	LDAA 3,X-	A6 3D	x (x-3 -> x)
IDX	Indexed Predecrement	LD AA 3,-X	A6 2D	x-3 (x-3 -> x)
REL	Relative	BRA \$1050 LBRA \$1F00	20 23 18 20 0E CF	PC + 2 + Offset PC + 4 + Offset

A few instructions have two effective addresses:

• **MOVB #\$AA,\$1C00** Move byte 0xAA (IMM) to address

\$1C00 (EXT)

• **MOVW 0,X,0,Y** Move word from address pointed to by

X (IDX) to address pointed to by Y

(IDX)



A few instructions have three effective addresses:

• **BRSET FOO,#\$03,LABEL** Branch to LABEL (REL) if bits #\$03 (IMM) of variable FOO (EXT) are set.

Using X and Y as Pointers

- Registers X and Y are often used to point to data.
- To initialize pointer use

ldx #table

not

ldx table

• For example, the following loads the address of table (\$1000) into X; i.e., X will point to table:

ldx #table ; *Address of table* $\Rightarrow X$

The following puts the first two bytes of table (\$0C7A) into X. X will not point to table:

ldx table ; *First two bytes of table* $\Rightarrow X$

• To step through table, need to increment pointer after use

ldaa 0,x inx

or

ldaa 1,x+



	Data	Address			
table	0C 7A D5 00 61 62 63	\$1000 \$1001 \$1002 \$1003 \$1004 \$1005 \$1006 \$1007	table:	org dc.b dc.b dc.b dc.b	\$1000 12,122,-43,0 'a' 'b' 'c' 'd'



Which branch instruction should you use?

Branch if A > B

Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0, so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0, so 0xFF < 0x00

Using unsigned numbers: **BHI** (checks C bit of CCR)

Using signed numbers: **BGT** (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit



Hand Assembling a Program

To hand-assemble a program, do the following:

- **1**. Start with the org statement, which shows where the first byte of the program will go into memory.
- (e.g., **org** \$2000 will put the first instruction at address \$2000.)
- **2**. Look at the first instruction. Determine the addressing mode used.
- (e.g., ldab #10 uses IMM mode.)
- **3**. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode. (e.g., **ldab IMM** has object code **C6 ii**.)
 - Table A.1 of S12CPUV2 Reference Manual has a concise summary of the instructions, addressing modes, op-codes, and cycles.
- **4**. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary. (e.g., **ldab** #10 becomes **C6 0A**.)
- **5.** Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction. (e.g., \$2000 + 2 = \$2002 will be the starting address of the next instruction.)



Freescale HC12-Assembler (c) Copyright Freescale 1987-2010

Abs. Rel. Loc Obj. code Source line

1	1		
2	2	0000 2000	prog: equ \$2000
3	3		org prog
4	4	a002000 C60A	ldab #10
5	5	a002002 87	loop: clra
6	6	a002003 0431 FC	dbne b,loop
7	7	a002006 3F	swi

What the corresponding assembly code?

org \$2000 ldab #10 loop: clra dbne b,loop swi

Table A-1. Instruction Set Summary (Sheet 7 of 14)

	1	Addr.	Machine	Access Detail			
Source Form	Operation	Mode	Coding (hex)	HCS12	M68HC12	SXHI	NZVC
LBGT reh 6	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$) (signed)	REL	18 2E qq rr	OPFF/OF0 ¹	OPPP/OPO ¹		
LBHI roh6	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	OPSP/GPOl	OPPP/OPO ¹		
LBHS rah 6	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	oppp/opo ¹	0PPP/0P0 ¹		
LBLE raft 6	Long Branch if Less Then or Equal (if $Z + (N \oplus V) = 1$) (signed)	REL	18 2F qq rr	0999/0901	OPPP/OPO ¹		
LBLO rehs	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	OPPP/OPO ¹	OPPP/OPO ¹		
LBLS rah 6	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	OPPP/GPO ¹	OPPP/OPO*		
LBLT rohe	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	0999/0901	OPPP/OPO ¹		
LBMI ral 18	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	OPPP/OPO ¹	OPPP/OPO ¹		
LBNE rah 6	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	OPPP/OPO ¹	OPPP/OPO ¹		
LBPL rah 6	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	oppp/opo ¹	OPPP/OPO ¹		
LBRA rah 6	Long Branch Always (f 1-1)	REL	18 20 qq rr	OPPP	OPPP		
LBRN ral 16	Long Branch Never (f 1 = 0)	REL	18 21 qq rr	OPO	OPO		
LBVC raft 6	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	0999/090 ¹	орру/оро1		
LBVS relt6	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	0999/090 ¹	OPPP/OPO ¹		
LDAA #spirši LDAA opriša LDAA opriša LDAA opriš, ysp LDAA opriš, ysp LDAA opriš, ysp LDAA [D,ysp] LDAA [D,ysp] LDAA [D,ysp]	(M) → A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 11 96 dd 86 hh 11 A6 xb A6 xb ff A6 xb se ff A6 xb se ff A6 xb se ff	P rPf rPO rPf rPO frPP fifrPf fiprPf	9 rf9 r09 rf9 r90 fr99 f1frf9 f1frf9		ΔΔ0-
LDAB #oprofi LDAB oprofi LDAB [D,yep] LDAB [O,yep] LDAB [O,yep] LDAB [O,yep]	(M) → B Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 11 D6 dd F6 hh 11 E6 xb E6 xb ff E6 xb se ff E6 xb se ff E6 xb se ff	P rPf rPO rPf rPO frPP fifrPf fifrPf	7 rf9 r09 rf9 rf9 fr99 fifrf9		ΔΔ0-
LDD #oprilei LDD oprilea LDD oprilea LDD oprilei, yesp LDD oprilei, yesp LDD oprilei, yesp LDD (Dyyes) LDD (oprilei, yesp)	(M:M+1) -> A:B Load Double Accumulator D (A:B)	DIR EXT IOX IOX1 IDX2 [D,IOX] [DX2]	CC jj kk DC dd PC hh 11 EC xb EC xb ff EC xb ff EC xb se ff EC xb se ff	PO RPf RPO RPF RPO fRPP fifRPf firrPf	OP REP ROP REP REP EIFREP EIFREP EIFREP		ΔΔ0-

Note 1. OPPPIOPO indicates this instruction takes four cycles to refill the instruction quaue if the branch is taken and three cycles if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 3 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail HCS12 M68HC12	SXHI	NZVC
BLS als	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	222/2 ¹ 222/2		
BLT ral8	Branch if Less Than (if N V = 1) (signed)	REL	2D rr	ppp/p1 ppp/p		
BMI ral8	Branch if Minus (if N = 1)	REL	2B rr	999/p ¹ ppp/p		
BNE rela	Branch if Not Equal (if Z = 0)	REL	26 rr	999/p ¹ pp9/p		
BPL n/B	Branch if Plus (if N = 0)	REL	2A rr	999/p ¹ ppp/p		
BRA <i>rel</i> B	Branch Always (if 1 = 1)	REL	20 rr	222 221		
BRCLR oprisu, makit, raila BRCLR oprisu, makis, raila BRCLR oprisi, xysp, makis, raila BRCLR oprisi, xysp, makis, raila BRCLR oprisi syysp, makis, raila	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh 11 mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	######################################	,	
BRN rate	Branch Never (if 1 = 0)	REL	21 rr	P S		
BRSET opr8, msk8, ral8 BRSET opr16a, msk8, ral8 BRSET opr10, xyap, msk8, ral8 BRSET opr10, xyap, msk8, ral8 BRSET opr116, xyap, msk8, ral8	Branch if [M] • [mm] = 0 (if All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh 11 mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr	1999	,	
BSET opr8, mak8 BSET opr16a, mak8 BSET opr010, yeap, mak8 BSET opr01 yyap, mak8 BSET opr01 yyap, mak8 BSET opr016, yyap, mak8 BSET opr016, yyap, mak8	(M) + (mm) → M Set Bit(s) in Memory (SP) - 2 → SP; HTN _E HTN _L → M _S P ₃ M _(SP+1) Subroutine address → PC	DIR EXT IDX IDX1 IDX2 REL	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb ee ff mm 07 rr	1760 1700		ΔΔ0-
	Branch to Subroutine					
BVC reds	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	ppp/p ¹ ppp/p		
BVS ral8	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	ppp/p ¹ ppp/p		
CALL oprities, page CALL oprities, page CALL oprities, syspe, page CALL oprities, syspe, page CALL (Duysp) CALL (porities, sysp) CALL (oprities, sysp)	(SP) − 2 → SP; RTN _{sc} RTN ₁ → M _{SPp} ; M _(SP+1) (SP) − 1 → SP; (SPG) → M _{SPp} ; pg → PPAGE register, Program address → PC Call subroutine in extended memory (Program may be located on another expansion memory page.) Indirect modes get program address and new pg value based on pointer.	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb sc ff pg 4B xb 4B xb sc ff	gnSaPPP gnfSaPPP gnSaPPP gnfSaPPP gnSaPPP gnfSaPPP fgnSaPPP fgnSaPPP flignSaPPP flignSaPPP flignSaPPP flignSaPPP flignSaPPP flignSaPPP		
CBA	(A) – (B) Compare B-Bit Accumulators	INH	18 17	00 00		ΔΔΔΔ
CLC	0 → C Translates to ANDCC #\$FE	IMM	10 FE	P		0
CLI	0 → 1 Translates to ANDCC #\$EF (enables I-bit interrupts)	IMM	10 EF	P	0	
CLR oprifica CLR oprificacysp CLR oprificacysp CLR [D. syst] CLR [Oprificacysp] CLR [Oprificacysp] CLR a CLR [Oprificacysp]	0 → M Clear Memory Location 0 → A Clear Accumulator A 0 → B Clear Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ge ff 69 xb ee ff 69 xb ee ff 87 C7	PWO WOI PW PWO PWO PWO PWO PWO PIFFW PIFFW O C CO		0100
CLV	0 → V Translates to ANDCC #\$FD refers taken there are less to refil the instruction groups if the less	IMM	10 FD	P 1		0-

Note 1. PPPIP indicates this instruction takes three cycles to refit the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 4 of 14)

	1 .	Addr.	Machine	Access Detail			
Source Form	Operation	Mode	Coding (hex)	HCS12	M68HC12	SXHI	NZVC
CMFB #opr8i CMFB opr8a CMFB opr18a CMFB opr02, sysp CMFB opr02, sysp CMFB opr02, sysp CMFB opr04, sysp CMFB [D,sysp] CMFB [D,sysp] CMFB [D,sysp]	(E) — (M) Compare Accumulator B with Memory	IMM DIR EXT IDX IDX(1 IDX(2 ID,IDX(2) IDX(2)	C1 11 D1 dd F1 hh 11 E1 xb E1 xb ff E1 xb ee ff E1 xb ee ff E1 xb ee ff	P	rfp r0p rfp r90 frpp fifrfp fiprfp		ΔΔΔΔ
COM oprifice COM oprification COM oprification COM oprification COM oprification COM [Duyse] COM [Duyse] COM	(M) → M equivalent to SFF − (M) → M 1's Complement Memory Location (A) → A Complement Accumulator A (B) → B Complement Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	71 hh 11 61 xb 61 xb ff 61 xb ee ff 61 xb ee ff 61 xb ee ff 41 51	rPw0 rPw rPw0 frPwP fIfrPw fIFrPw 0 0	rOPe rPe rPOe frPPe fifrPe fiPrPe 0 0		ΔΔ01
CPD suprisi CPD opersu CPD (Dyspa) CPD (Dyspa) CPD (Dyspa)	(A:B) – (M:M+1) Compare D to Membry (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	BC jj kk 9C dd BC hh 11 AC xb AC xb ff AC xb ee ff AC xb ee ff AC xb ee ff	PO RPE RPO RPE RPO ERPP EIFRPE EIFRPE	OP REP ROP REP RPO FRPP FIFREP FIPREP		ΔΔΔΔ
CPS #apr16i CPS opr8u CPS opr18u CPS opr18u CPS opr30, sysp CPS opr31, sysp CPS opr31, sysp CPS (D, sysp) CPS [D, sysp] CPS [D, sysp]	(SP) - (MtM+1) Compare SP to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd 9F dd Hh ll AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff	PO RPE RPO RPE RPO ERPE RPO ERPE EIERPE EIERPE EIERPE	OP REP ROP REP RPO FREP FIFREP		ΔΔΔΔ
CPX #sprt 6i CPX opri8a CPX opri8a CPX opri8a CPX opri8a CPX opri8, sysp CPX opri8, sysp CPX (b, sysp) CPX [D, sysp] CPX [D, sysp]	(X) – (M-M+1) Compare X to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	BE jj kk 9E dd BE hh 11 AE xb AE xb ff AE xb Ge ff AE xb Ge ff	PO RPF RPO RPF RPO FRPP FIFRPF FIFRPF	OP REP ROP REP RPO FREP FIFREP		ΔΔΔΔ
CPY soprisi CPY oprisi CPY [Dxx16] CPY [Dxx16]	(Y) – (M-M+1) Compare Y to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] IDX2	8D jj kk 9D dd BD hh 11 AD xb AD xb ff AD xb se ff AD xb se ff AD xb se ff	PO RPÉ RPO RPÉ RPO ÉRPP ÉTÉRPÉ ÉTERPÉ	OP REP ROP REP EXPO FREP FIEREP		ΔΔΔΔ
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	ofo	ofo		ΔΔ?Δ
DBEQ abdays, relit	(ontr) – 1→ ontr if (ontr) = 0, then Branch else Continue to next instruction Decrement Counter and Branch if = 0 (ontr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	PPP (branch) PPO (no branch)	PPP		
DBNE abdxys, ral9	(ontr) – 1 → ontr if (ontr) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if ≠ 0 (ontr = A, B, D, X, Y, or SP)	REL (9-bit)	04 lb rr	PPP (branch) PPO (no branch)	PPP		



MC9S12 Cycles

- 68HC12 works on 48 MHz clock
- A processor cycle takes 2 clock cycles –P clock is 24 MHz
- Each processor cycle takes **41.7 ns** (1/24 MHz) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the S12CPUV2 Core Users Guide.
 - For example, **LDAA** using the **IMM** addressing mode shows one CPU cycle (of type P).
 - − **LDAA** using the **EXT** addressing mode shows three CPU cycles (of type **rPO**).
 - Section 6.6 of the S12CPUV2 Reference Manual explains what the MC9S12 is doing during each of the different types of CPU cycles.

```
2000
                    org $2000
                                ; Inst
                                        Mode
                                               Cycles
2000 C6 0A
                    ldab #10
                                ; LDAB (IMM)
                                                1
2002 87
               loop: clra
                               ; CLRA (INH)
                                                1
                    dbne b,loop; DBNE (REL)
2003 04 31 FC
                                                3
2006 3F
                                ; SWI
                                                9
                     swi
```

How many cycles does it take? How long does it take to execute? The program executes the **ldab** #10 instruction **once** (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \ \mu\text{s}$$



LDAB

Load B

LDAB

Operation $(M) \Rightarrow B$

ог

 $imm \Rightarrow B$

Loads B with either the value in M or an immediate value.

CCR

Effects

S	X	Н	I	N	Z	٧	С
-	-	•	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8i LDAB opr8a LDAB opr16a LDAB oprx0_xysppc LDAB oprx16,xysppc LDAB [D,xysppc] LDAB [O,xysppc] LDAB [oprx16,xysppc]	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 ii D6 dd F6 hh ll E6 xb E6 xb ff E6 xb ee ff E6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf



CLRA

Clear A

CLRA

Description: All bits in accumulator A are cleared to 0.

CCR Details:

S	Х	Н	- 1	N	Z	V	C
-	-	-	-	0	1	0	0

N: 0; clearedZ: 1; setV: 0; clearedC: 0; cleared

Source Form	Address	Object Code	Access Detail		
Source Form	Mode	Object Code	HCS12	M68HC12	
CLRA	INH	87	0	0	



DBNE

Decrement and Branch if Not Equal to Zero

DBNE

Operation: (Counter) $-1 \Rightarrow$ Counter

If (Counter) not = 0, then (PC) + $$0003 + Rel \Rightarrow PC$

Description: Subtract one from the specified counter register A, B, D, X, Y, or SP. If the

counter register has not been decremented to zero, execute a branch to the specified relative destination. The DBNE instruction is encoded into three bytes of machine code including a 9-bit relative offset (–256 to +255

locations from the start of the next instruction).

IBNE and TBNE instructions are similar to DBNE except that the counter is incremented or tested rather than being decremented. Bits 7 and 6 of the instruction postbyte are used to determine which operation is to be

performed.

CCR Details:

S	X	Н	I	N	Z	V	С
_	-	-	-	-	-	-	-

Source Form	Source Form Address Object Co		Access Detail		
Source Form	Mode	Object Code.	HCS12 M6		
DBNE abdxys, rel9	REL	04 lb rr	PPP/PPO	PPP	

Encoding for 1b is summarized in the following table. Bit 3 is not used (don't care), bit 5 selects branch on zero (DBEQ – 0)
or not zero (DBNE – 1) versions, and bit 4 is the sign bit of the 9-bit relative offset. Bits 7 and 6 would be 0:0 for DBNE.

Count Register	Bits 2:0	Source Form	Object Code (If Offset is Positive)	Object Code (If Offset is Negative)
Α	000	DBNE A, rel9	04 20 rr	04 30 rr
В	001	DBNE B, rel9	04 21 rr	04 31 rr
D	100	DBNE D, rel9	04 24 rr	04 34 rr
X	101	DBNE X, rel9	04 25 rr	04 35 rr



SWI

Software Interrupt

SWI

Operation: (SP) – $\$0002 \Rightarrow$ SP; RTN_H: RTN_L \Rightarrow (M_(SP): M_(SP+1))

 $(SP) - \$0002 \Rightarrow SP; Y_H : Y_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$ $(SP) - \$0002 \Rightarrow SP; X_H : X_L \Rightarrow (M_{(SP)} : M_{(SP+1)})$ $(SP) - \$0002 \Rightarrow SP; B : A \Rightarrow (M_{(SP)} : M_{(SP+1)})$

 $(SP) - \$0001 \Rightarrow SP; CCR \Rightarrow (M_{(SP)})$

1 ⇒ I

(SWI Vector) ⇒ PC

Description: Causes an interrupt without an external interrupt service request. Uses the

address of the next instruction after SWI as a return address. Stacks the return address, index registers Y and X, accumulators B and A, and the CCR, decrementing the SP before each item is stacked. The I mask bit is then set, the PC is loaded with the SWI vector, and instruction execution resumes at that location. SWI is not affected by the I mask bit. Refer to

Section 7. Exception Processing for more information.

CCR Details:

S	X	Н	- 1	N	Z	V	С
-	-	-	1	-	-	-	-

1; set

	Sauraa Farm	Address Mode	Object Code	Access Detail		
'	Source Form		Object Code	HCS12	M68HC12	
	SWI	INH	3F	VSPSSPSsP ⁽¹⁾	VSPSSPSsP ⁽¹⁾	

The CPU also uses the SWI processing sequence for hardware interrupts and unimplemented opcode traps. A variation
of the sequence (VfPPP) is used for resets.