# Arty MicroBlaze Soft Processing System Implementation Tutorial II

Daniel Wimberly, Sean Coss

Abstract—The Microblaze soft processor was set up on the Arty Artix-7 FPGA Evaluation board to read analog and digital signals using the Artix-7's built-in analog-to-digital converter (ADC) and its digital input pins. The Microblaze configuration was first set up using Xilinx's Vivado, then the C program to demonstrate the ADC and digital inputs was run using Xilinx's SDK. The output of each signal is sent through the USART port on the board to be displayed on a PC terminal.

### I. ARTY BOARD AND MICROBLAZE

The board used for the project was the Arty board which is a development board built around the Artix-7 FPGA. This was developed by Xilinx for use with the MicroBlaze soft processor which is an HDL defined processor which can be written to the Artix-7 FPGA. The evaluation board provides connectivity such as switches, buttons, LEDs, RGB LEDs, Pmod connectors, shield connectors, USB, and Ethernet to work with HDL components and those defined through the MicroBlaze.

## II. ADC HARDWARE SETUP

This procedure builds on the implementation performed in the previous project report, titled Arty MicroBlaze Soft Processing System Implementation Tutorial. The process for the hardware implementation is highlighted below:

- Open the previous project from Vivado SDK
- Add the XADC Wizard block to the project
- Add an interrupt controller to the project
- Add an interrupt concatenation to the project
- Add GPIO blocks to the project
- Adjust added block settings
- Add GPIO pins to ADC block
- Create block diagram wrapper
- Create pin constrains for analog pins
- Generate and Export bitstream

The XADC Wizard IP was first added (Figure 1). This block is the ADC controller - it initializes the ADC and allows it to be used with internal and external analog inputs. Internal analog inputs include the internal temperature reference, internal voltage monitors, and several other system health monitors. External pins are also connected to the ADC, and these are what were used in the implementation.



#### Fig. 1. Add XADC Wizard

The XADC Wizard has a large number of configuration options, which can be set up both on the hardware and software side. Here, the following settings were used in the wizard.

- Startup Channel Selection: Channel Sequencer
- Control/Status Ports: Temp Bus enabled
- ADC Calibration: No ADC Offset or Gain calibration
- **Channel Sequencer:** Check VP/VN, and vauxp/vauxn pins 0, 1, 2, 4, 5, 6, 7, 9, 10, 12 13, 14, 15

These settings can be seen in Figure 2 to Figure 5

		Component name (Automoto		
		Basic ADC Setup Alarms Channel Sequencer Summary		
		Interface Options	Timing Mode	
		C Attable O Dio? O None	Commuous Mode     Event Mode	
		Startup Channel Selection	DRP Timing Options	
		Simultaneous Selection	DCLK Frequency(MHz) 100	(8.0 - 250.0)
		Single Channel	ADC Conversion Rate(KSPS) 1000	(154.0 - 1000.0)
	ip2intc_irpt -	Channel Sequencer	Acquisition Time (CLK) 4	~
U	vccint_alarm_out =	AX84STREAM Options	ADC Clock Frequency(MHz) = 25.00	
+ s_axi_lite	vccaux_alarm_out -	Enable A048tream		
+ vp_vn s aki acik	channel_out[4:0]	FIFO Depth 7 (7 - 1020)		
• s_axi_aresetn	eoc_out = alarm_out =	Control Status Ports	Analog Sim File Options	
	eos_out -	eset_in 🖉 Temp Bus 💿 JTAG Arbiter	Sim File Selection Detault	¥
	temp_out[11:0]	Temperature Bus refresh rate (default walt cycle) = 10 us	Analog Stimulus File design	
		creatinone andrea	Waveform Type CONSTANT	v
		<ul> <li>convist in O convistors in</li> </ul>	Frequency (KHz) 1.0	[0.1 - 480.77]
			Number of Wave 1	[1 - 1000]

Fig. 2. XADC Wizard - Basic

C Wizard (3.3) cumentation 🔤 IP Location		
1936; 192 1936; 192 1936; 193 194 194 194 194 195 195 195 195 195 195 195 195	Componentianes' laski, edg. 0  Server of Marcial Constants - Constant Averaging lines -  ACC Colorisation -  C	
3870,05 (00,05 100,05 (100,04(1))		

Fig. 3. XADC Wizard - ADC Setup

XADC Wizard (3.3)		
Documentation 📄 IP Location		
Show disabled ports	Component Name xadc_wiz_0	
	Basic ADC Setup Alarms	Channel Sequencer Summ
	VCCINT	
	VCCAUX	
	VCCBRAM	
	VP/VN	
	VREFP	
	VREFN	
	vauxp0/vauxn0	
	vauxp1/vauxn1	
ii 🗕 s avi lite	vauxp2/vauxn2	
+ ∨p_∨n	vauxp3/vauxn3	
+ Vaux0	vauxp4/vauxn4	
+ Vaux1 ip2intc_irpt	vauxp5/vauxn5	
+ Vaux4 user_temp_alarm_out	vauxpo/vauxno	
+ Vaux5 vccaux_alarm_out	vauxpRivauxn8	•
+ Vaux6 channel_out[4:0]	vauxp9/vauxn9	
+ Vaux9 eoc_out	vauxp10/vauxn10	
+ Vaux10 eos_out	vauxp11/vauxn11	
+ Vaux12 busy_out	vauxp12/vauxn12	
+ Vaux14 temp_out[11:0]	vauxp13/vauxn13	
+ Vaux15	vauxp14/vauxn14	
	vauxp15/vauxn15	

Fig. 5. XADC Wizard - Channel Sequencer

The memory interface generator was previously set up to use the ADC temperature readings for temperature compensation, so it instantiated thee ADC. It was necessary to disable this instantiation in the memory interface generator, then to route the temperature output of the XADC Wizard block to the memory interface generator.

			View Manage Interface Consults		- D Y
				System Clock	
				Choose the desired input clock configuration. Design clock co	an be Differential or Single-Ended.
				System Clock	No Butter
				Reference Clock	
A Re-customize IP				Choose the desired reference clock configuration. Reference	e dock can be Differential or Single-Ended.
				Reference Clock	Ino solite
XADC Wizard (3.3)			Pin Compatible PPGAS	System Reset Polarity	
			Memory Selection	Choose the desired System Reset Polarity.	
Cocanon and Cocanon			Controller Options	System Reset Polarity	ACTIVE LOW
Show disabled parts			AXI Parameter	Internal Vref	
	Component Name xadc_wi2_0		Memory Options	Internal Wef can be used to allow the use of the Wef pins a free 2 pins per bank where inputs are used. This settion has	is normal IO pins. This option can only be used at 800 Mbps and lower data rates. This can s no effect on backs with only outputs.
	Basic ADC Setup Alarms Channel Sequencer	Summary	FPGA Options	Internal Vref	<b>v</b>
	Over Temperature Alarm ("C)	✓ User Temperature Alarm ("C)	Extended FPGA Options	IO Power Reduction	
			TO Planning Ontions	Significantly reduces average IO power by automatically dis	sabling DQ/DQS IBUFs and internal terminations during WRITEs and periods of inactivity
	Trigger 125.0 [-40.0 - 125.0]	Trigger 85.0 (-40.0 - 125.0)	Die Celestien	IO Power Reduction	ON
	Reset 70.0 [-40.0 - 125.0]	Reset 60.0 (-40.0 - 125.0)	Fill Selection	XADC Instantiation	
			System Signals Selection	The memory interface uses the temperature reading from the	he XADC block to perform temperature compensation and keep the read DQS centered in the
	VCCINT Alarm (Volts)	VCCAUX Alarm (Volts)	Summary Simulation Options	data window. There is one XADC block per device. If the XA instantiated. If the XADC is already used, disable this MIG o device_temp_i input port. Refer to Answer Record 51687 or	.DC is not currently used anywhere in the design, enable this option to have the block sption. The user is then required to provide the temperature value to the top level 12-bit in the US806 for detailed information.
	Lower 0.97 (0.0 - 1.05)	Lower 1.75 (3) [0.0 - 1.89]	PCB Information	XADC Instantiation	Disabled
	Upper 1.03 (0.0 - 1.05)	Upper 1.89 (0.0 - 1.89)	Design Hober		
ip2intc_irpt -			Design notes		
user_temp_alarm_out	VCCBRAM Alarm (Volts)				
+ s axi lite vccaux alarm out -					
+ vp_vn channel_out[4:0] =	Lower 0.95 [0.0 - 1.05]				
- s_axi_aclk eoc_out -	Upper 1.05 [0.0 - 1.05]				
<ul> <li>s_axi_aresetn</li> <li>alarm_out</li> </ul>				8	
eos_out					
temp_out[11:0]			User Guide Version Info		<back next=""> Cancel</back>
			Fig. 6. Memory	y Interface Generator - L	Jisable XADC Instantiation

Fig. 4. XADC Wizard - Alarms

After this step, the AXI Interrupt Controller was added, and

its settings were adjusted according to Figure 7 to allow fast interrupt logic.

Interrupt Controller (4.1)	
ocumentation 📄 IP Location	
Show disabled ports	Component Name axi_intc_0
	Basic Advanced Clocks
	Interrupt Usage
	Number of Peripheral Interrupts (Auto)
	Fast Interrupt Mode
	Enable Fast Interrupt Logic
	Interrupt Vector Address Register reset value (Auto) 0x00000010 0
= + s_axi = s_axi_aolk	Peripheral Interrupts Type
s_axi_aresetn interrupt + intr(0:0)	Auto Interrupts type - Edge or Level 0xFFFFFFF 0
processor_clk processor_st	Auto Level type - High or Low 0xFFFFFFF 0
	Auto Edge type - Rising or Falling 0xFFFFFFF 0
	Processor Interrupt Type and Connection
	Interrupt type Level Interrupt V
	Level type Active High ~
	Interrupt Output Connection Bus

Fig. 7. AXI Interrupt Controller Settings



Fig. 8. Make XADC Pins External



Next, the shield pins 0-19 and 26-41 were added to the block diagram from the board tab. Both shield interfaces were added to a single AXI GPIO IP. Finally, a Concat IP was added to concatenate the ADC interrupts with any future interrupts that may be added. Its concatenation input number was set to 1 in its settings.



Now that all IPs were added to the board, the board was wired appropriately. On the XADC Wizard, each pin was first set to be external, as shown in Figure 8. Then, the board was wired as shown in Figure 9 (see appendices for larger version).

Now, the Address Editor was used to assign addresses to all of the new slave devices, as shown in Figure 10

Diagram × Address Editor ×									
Q 素 ♦ 📾									
Cell	Slave Interface	Ba	ise Name	Offset Address	Range		High Address		
✓ ₽ microblaze_0									
✓ ■ Data (32 address bits : 4G)									
🚥 axi_gpio_sw			S_AXI	Re	g	0x4001_0000	64K	*	0x4001_FFFF
🚥 axi_gpio_led			S_AXI	Re	g	0x4000_0000	64K	*	0x4000_FFFF
🚥 axi_uartlite_0	- axi_uartlite_0		S_AXI	Re	g	0x4060_0000	64K	•	0x4060_FFFF
<ul> <li>microblaze_0_local_memory/dimb_bram_if_cntir</li> <li>mig_7series_0</li> <li>xadc_wiz_0</li> <li>axi_intc_0</li> </ul>			SLMB	Me	m	0x0000_0000	32K	*	0x0000_7FFF
			S_AXI	me	emaddr	0x8000_0000	256M	*	0x8FFF_FFFF
			s_axi_lite	Re	g	0x44A0_0000	64K	•	0x44A0_FFFF
			s_axi	Re	g	0x4120_0000	64K	•	0x4120_FFFF
<ul> <li>Unmapped Slaves (1)</li> </ul>									
∞ axi_gpio_0 ✓ 🖽 Instruction (32 address bits			o	-	9				
microblaze_0_local_mer					m	0x0000_0000	32K	*	0x0000_7FFF
mig_7series_0		Unmap Segment			maddr	0x8000_0000	256M	*	0x8FFF_FFFF
	Exclude Segment								
		Copy to Other Mas	ters						
		Auto Assign Addre	ss						
		Group by Master In	nterfaces						
		Export to Spreads	heet						
			e						

Fig. 10. Assigning New Slave Addresses

Next, the hdl wrapper was created for the block diagram. Creating this wrapper auto-validates the design to ensure no errors exist.

A final step was to add pin constraints that defined which physical FPGA pins the analog input pins were located at. To do this, a new constraints (.xdc) file was added, and the text shown in Figure 11. Note that in this file, the PACKAGE\_PIN represents the physical FPGA pin, and the argument of the get\_ports command is the analog pin name (Vauxi\_v\_n for negative, Vauxi\_v\_p for positive). To ensure the pin names are correct, it is recommended to open the hdl wrapper that was created earlier to see what names are given to those ports, and to make sure the pins.xdc file matches them.

Diagram × Address Editor × pins.xdc ×	
E://ivado2017/report2_project/report2_project.srcs/constrs_1/new/pins.xdc	
1	
2 # Analog Pin Discriptions	
3 set_property -dict { PACKAGE_PIN C14 IOSTANDARD LVCMOS33 } [get_ports { Vaux0_v_n }]; #IO_LIN_TO_ADON_15 Sch=	ck_an_n[5]
4 set_property -dict { PACKAGE_PIN D14 IOSTANDARD LVCMOS33 } [get_ports { Vaux0_v_p }]; #IO_L1P_TO_ADOP_15 Sch=	ck_an_p[5]
5 set_property -dict ( PACKAGE_PIN B12 IOSTANDARD LVCMOS33 ) [get_ports { Vaux1_v_n }]; #IO_L3N_TO_DOS_ADIN_15 .	Sch=ad_n[1]
6 set_property -dict { PACKAGE_PIN C12 IOSTANDARD LVCMOS33 } [get_ports { Vaux1_v_p }]; #IO_L3P_TO_DQS_ADIP_15 .	Sch=ad_p[1]
7 set_property -dict { PACKAGE_PIN B17 IOSTANDARD LVCMOS33 } [get_ports { Vaux2_v_n }]; #IO_L7N_T1_AD2N_15 Sch=	ad_n[2]
8 set_property -dict { PACKAGE_PIN B16 IOSTANDARD LVCMOS33 } [get_ports { Vaux2_v_p }]; #IO_L7P_T1_AD2P_15 Sch=	ad_p[2]
9 set_property -dict { PACKAGE_PIN C5 IOSTANDARD LVCMOS33 } [get_ports { Vaux4_v_n }]; #IO_L1N_TO_AD4N_35 Sch=	ck_an_n[0]
10 set_property -dict { PACKAGE_PIN C6 IOSTANDARD LVCMOS33 } [get_ports { Vaux4_v_p }]; #IO_L1P_TO_AD4P_35 Sch=	ck_an_p[0]
11 set_property -dict { PACKAGE_PIN A5 IOSTANDARD LVCMOS33 } [get_ports { Vaux5_v_n }]; #IO_L3N_TO_DQS_AD5N_35 .	Sch=ck_an_n[1]
12 set_property -dict { PACKAGE_PIN A6 IOSTANDARD LVCMOS33 } [get_ports { Vaux5_v_p }]; #IO_L3P_TO_DQS_AD5P_35 .	Sch=ck_an_p[1]
13 set_property -dict { PACKAGE_PIN B4 IOSTANDARD LVCMOS33 } [get_ports { Vaux6_v_n }]; #IO_L7N_T1_AD6N_35 Sch=	ck_an_n[2]
14 set_property -dict { PACKAGE_PIN C4 IOSTANDARD LVCMOS33 } [get_ports { Vaux6_v_p }]; #IO_L7P_T1_AD6P_35 Sch=	ck_an_p[2]
15 set_property -dict { PACKAGE_PIN A1 IOSTANDARD LVCMOS33 } [get_ports { Vaux7_v_n }]; #IO_L9N_T1_DQS_AD7M_35 .	Sch=ck_an_n[3]
16 set_property -dict { PACKAGE_PIN B1 IOSTANDARD LVCMOS33 } [get_ports { Vaux7_v_p }]; #IO_L9P_T1_DQS_AD7P_35 .	Sch=ck_an_p[3]
17 set_property -dict { PACKAGE_PIN F14 IOSTANDARD LVCMOS33 } [get_ports { Vaux9_v_n }]; #IO_LSN_TO_AD9N_15 Sch=	ad_n[9]
18 set_property -dict ( PACKAGE_PIN F13 IOSTANDARD LVCMOS33 ) [get_ports ( Vaux9 v_p )]; #IO LSP TO AD9P 15 Sch=	ad_p[9]
19 set_property -dict ( PACKAGE_PIN A16 IOSTANDARD LVCMOS33 ) [get_ports ( Vaux10_v_n )]; #IO L8N T1 ADION 15 Sc.	h=ad_n[10]
20 set_property -dict [ PACKAGE PIN A15 IOSTANDARD LVCMOS33 ] [get_ports [ Vaux10 v_p ]]; #IO LSP TI ADIOP 15 Science	h=ad_p[10]
21 set_property -dict [ PACKAGE PIN B6 IOSTANDARD LVCMOS33 ] [get_ports [ Vaux12 v_n ]]; #IO L2M TO AD12N 35 Sc	h=ad_n[12]
22 set_property -dict [ PACKAGE PIN B7 IOSTANDARD LVCMOS33 ] [get_ports [ Vaux12 v_p ]]; #IO L2P TO AD12P 35 Sc	h=ad_p[12]
23 set property -dict ( PACKAGE PIN ES IOSTANDARD LVCMOS33 ) [get ports ( Vaux13 v n )]; #10 L5N TO AD13N 35 Sc	h=ad_n[13]
24 set property -dict ( PACKAGE FIN Le LOSIANDARD LVCMOS33 ) [get ports ( Vaux13 v p )]; #10 LSP TO AD13P 35 Sc	n=aa_p[13]
25 set property -dict ( PACKAGE FIN AS IUSIANDARD LVCMOSS3 ) [get ports ( Vaux14 v n )]; #10 L8N TI AD14N 35 Sc	n=aa_n[14]
26 set property -dict ( PACKAGE PH A4 IDSIANDARD LVCMUS33 ) [get ports ( ValX4_V_D )]; #10 L8P H A014P 35 5C	n=ad_p[14]
21 set property which ( PACARDE FILE 2: INSTANDARD EVENUS33 ) [Get ports ( Values V. R. )]; #10 L100 T1 20158.35 5	ch=ck_an_h[4]
20 sec_propercy -dicc ( receive_rin po topiknown byCM0533 ) [get_ports ( Vauxis_v_p )]; #10_110P_11_AD15P_35 5	un=ux_an_p[4]

Fig. 11. Assigning Pin Constraints

At this point, the bitstream was created and exported to the SDK for software implementation.

# III. DIGITAL I/O HARDWARE SETUP

The processes for setting up the Digital IØwas the exact same as the process described in the first tutorial project in which the AXI GPIO was set up. For this project a new AXI GPIO module was set up and then was connected to "shield dp0 dp19 and shield dp26 dp41" so that the AXI GPIO module would connect to the shield pins. An image of this module is shown in Figure 12.



Fig. 12. Digital I/O Hardware

# IV. SDK AND ANALOG AND DIGITAL SOURCE IMPLEMENTATION

The SDK implementation of the project involved the following steps:

- Create new application project using the latest design wrapper and the "hello world" template
- Use the xsysmon library for the ADC
- Use the gpio library for digital reads
- Setup ADC and GPIO ports
- Reading ADC values and GPIO values
- Print results over serial connection to serial monitor

To set up the code for analog and digital input, first the right libraries had to be included. For the XADC portion "xsysmon.h" was used and for the GPIO portion "xgpio.h" was used. The "xsysmon.h" contained all necessary addressing information to select the proper registers when trying to read ADC values. After this variables for controlling the channels were set up. For analog input, it was desired to use the A0 pin. In order to do this the analog ADC AUX min channel value from "xsysmon.h" was shifted by 4 which would start the addressing at the start of channel A0. This portion of the code is shown in Figure 13.

// For XADC #include "platform.h" #include "xsysmon.h"
// For AKI GPIO finclude "xparameters.h" finclude "xpsic,h" finclude "xpsic.h" finclude "xstatus.h"
// XADC Mdefine XX_BUFFER_SIZE 7 Mdefine XAdC XPAR_SYSMON_0_DEVICE_ID
#define A@_CH_XSM_CH_AUX_MIN + 4 //A0 pin XSysMon xadc_inst;
char "channel[] = {"Temp", "VCCInt", "VCCAux", "VRefP", "VRefP", "VBram", "A@_CH"}; //int sample[6] = {0,1,2,4,5,6,3}; int sample[RX_BUFFER_SIZE] = {XSM_CH_TEMP, XSM_CH_VCCINT, XSM_CH_VCCAUX, XSM_CH_VREFP, XSM_CH_VREFN, XSM_CH_VBRAM, A@_CH};
// AXI GPIO
XGpio GpioInput;

#### Fig. 13. Code Preamble Section

After this the main section of the code was set up. First to be set up in this section was the initialization for all of the hardware. For the ADC this involved getting the configuration, setting the sequencer mode, disabling alarms, and channel enables. It should be noted that one issue that occurred in this project was caused by the sequencer mode. Example code had this set to "safe mode" such that only internal ADC measurements could be made. Setting this to "CONTINPASS" allowed the ADC to take external measurements and thus allowed the project to work. For the GPIO initialization involved initializing the GPIO device associated with the shield pins and then setting the pins to be inputs. Only I/O pins 0 to 19 were set as inputs since pins 0 through 7 were actually used for digital input. The code for this section can be seen in Figure 14.

101	main()
{	
	/** INITIALIZE XADC */
	int Index:
	XSysMon *xadc_inst_ptr = &xadc_inst;
	u32 XADC_Buf{RX_BUFFER_SIZE};
	XSysHon_Config *xadc_config;
	<pre>init_platform();</pre>
	<pre>print("XADC Example Up\n\r");</pre>
	xadc_config = X5ysMon_LookupConfig(xadc);
	XSysMon_CfgInitialize(xadc_inst_ptr, xadc_config,xadc_config->BaseAddress);
	XSyshon_SetSequencerMode(xadc_inst_ptr, XSM_SEQ_MODE_CONTINPASS); XSyshon_SetAlarmEnables(xadc_inst_ptr, 0x00000000);
	XSysHom_StettempKait(ycles(xadc_inst_ptr, 0x00000340); XSysHom_EnableTempUpdate(xadc_inst_ptr);
	X5yshon_SetSeqChinables(xadc_inst_ptr, 0+ffffff);//icOsU_0[t]t00=[icOSU_0[v]cCusU_[icOSU_0[
	/=" INITIALIZE AXI GPIO "/
	Xuint32 status;
	Xuint32 in1;
	// Initialize the GPIO driver so that it's ready to use,
	status = XGpio_Initialize(&GpioInput, XPAR_AXI_GPIO_0_DEVICE_ID);
	if (status  = XST_SUCCESS) enture XST_FAILUPE-
	// Set the direction for all signals to be inputs
	XGpio SetDataDirection(&GpioInput, 1, 0xFFFFFFF);
	//XGnio_SetDataDirection(&GnioTonut2_AvFFFFFFF)

Fig. 14. Code Initialization Section

The final section of the code involved reading the ADC values and converting to voltages as well as reading the digital input. All of these inputs that were read in were then printed to the serial port in a form such that the raw ADC, voltage value, and digital value could all be read and continuously updated. This was all done in an infinite loop so that measurements were always being made and then reported. This section of the code is shown in Figure 15.



Fig. 15. Code Value Reading and Reporting Section

To set up an analog input, a voltage divider was set up using a potentiometer which was set to a 3.3V max voltage and then the middle wiper was connected to A0. A voltage of 3.3V was used because this was the maximum voltage that this ADC pin could handle. Analog input was also tested using a function generator and a sinusoidal input. A digital input was set up using an external 8-dip switch array with the 8 switched connected to pins IO0 through IO7. Output to the serial port was able to show that the values were being measured and reported properly. Voltages were in the expected range of 0 to 3.3V and raw values were in the expected range of 0 to 4095 for the 12 bits of storage for each. The digital values shown on the monitor matched the configuration of the dip switches. An example output of this is shown in Figure 16.

I

Raw:	1642	Voltage	1.202682	D	I∕0:	0F
Raw:	1642	Voltage	1.203003	D	I∕0:	0F
Raw:	1641	Voltage	1.202316	D	I∕0:	0F
Raw:	1642	Voltage	1.202728	D	I∕0:	0F
Raw:	1641	Voltage	1.202499	D	I∕0:	OF
Raw:	1640	Voltage	1.201447	D	I∕0:	OF
Raw:	1642	Voltage	1.202820	D	I∕0:	OF
Raw:	1643	Voltage	1.203506	D	I∕0:	8F
Raw:	1642	Voltage	1.202728	D	I∕0:	8F
Raw:	1642	Voltage	1.202682	D	I∕0:	CF
Raw:	1640	Voltage	1.201584	D	I∕0:	CF
Raw:	1643	Voltage	1.203552	D	I∕0:	CF
Raw:	1643	Voltage	1.203918	D	I∕0:	CF
Raw:	1644	Voltage	1.204651	D	I∕0:	CF

Fig. 16. Code Value Reading and Reporting Section

## V. CONCLUSION

In conclusion XADC and AXI GPIO modules were implemented on an Arty board along with the Microblaze soft processor. The steps for setting the both modules in the Vivado software were described. After the modules were set up and the hardware exported for working with the SDK, code was written to set up channels, initialize hardware, take measurements and report values from both the XADC and the AXI GPIO modules. The XADC was set up to take analog measurements on pin A0. The AXI GPIO was set up to make digital measurements on pins IO0 through IO7. Analog input was provided by a potentiometer voltage divider circuit and a function generator. Digital input was provided by an array of 8 dip switches. The ADC was shown to work as it was able to measure both the 0 to 3.3V voltage divider input and the varying sinusoidal input from the function generator with 12 bits of precision. The digital input was shown to work as the values of 0x00 to 0xFF could be reported as being measured as would match with the current combination of the dip switches. Though these two demonstrators it was determined that analog and digital input were possible and set up correctly.

# APPENDIX A Final Block Diagram

