

# 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

#### Features

- 64K x 16 advanced high-speed CMOS Static RAM
- Equal access and cycle times
  Commercial: 10/12/15/20ns
  Inductrial: 12/15/20ns
  - Industrial: 12/15/20ns
- One Chip Select plus one Output Enable pin
  Bidirectional data inputs and outputs directly LVTTL-compatible
- Low power consumption via chip deselect
- Upper and Lower Byte Enable Pins
- Single 3.3V power supply
- Available in 44-pin Plastic SOJ, 44-pin TSOP, and 48-Ball Plastic FBGA packages


## **Functional Block Diagram**

#### Description

The IDT71V016 is a 1,048,576-bit high-speed Static RAM organized as 64K x 16. It is fabricated using IDT's high-perfomance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for highspeed memory needs.

The IDT71V016 has an output enable pin which operates as fast as 5ns, with address access times as fast as 10ns. All bidirectional inputs and outputs of the IDT71V016 are LVTTL-compatible and operation is from a single 3.3V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71V016 is packaged in a JEDEC standard 44-pin Plastic SOJ, a 44-pin TSOP Type II, and a 48-ball plastic 7 x 7 mm FBGA.




3834 drw 01

#### AUGUST 2000

#### IDT71V016SA, 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

## **Pin Configurations**



SOJ/TSOP Top View

Commercial	and I	ndustrial	Tem	perature	Ranges
o o i i i i i o i u i		naaoana		sonataro	rtangee

	1	2	3	4	5	6
A	BLE	ŌĒ	Ao	A1	A2	NC
В	I/O8	BHE	A3	A3 A4 <del>CS</del>		I/Oo
С	I/O9	<b>I/O</b> 10	<b>A</b> 5	A6	I/O1	I/O2
D	Vss	I/O11	NC	A7	I/O3	Vdd
E	Vdd	I/O12	NC	NC	I/O4	Vss
F	I/O14	<b>I/O</b> 13	<b>A</b> 14	<b>A</b> 15	I/O5	I/O6
G	I/O15	NC	<b>A</b> 12	<b>A</b> 13	WE	I/O7
Н	NC	A8	A۹	<b>A</b> 10	A11	NC
		_				3834 thi 02a

FBGA (BF48-1) Top View 3834 tbl 02a

# **Pin Description**

A0 – A15	Address Inputs	Input
CS	Chip Select	Input
WE	Write Enable	Input
ŌĒ	Output Enable	Input
BHE	High Byte Enable	Input
BLE	Low Byte Enable	Input
I/O0 – I/O15	Data Input/Output	I/O
Vdd	3.3V Power	Power
Vss	Ground	Gnd

3834 tbl 01

# Truth Table<sup>(1)</sup>

CS	ŌĒ	WE	BLE	BHE	I/O0-I/O7	<b>I/O8-I/O</b> 15	Function
Н	Х	Х	Х	Х	High-Z	High-Z	Deselected – Standby
L	L	Н	L	Н	DATAOUT	High-Z	Low Byte Read
L	L	Н	Н	L	High-Z	DATAOUT	High Byte Read
L	L	Н	L	L	DATAOUT	DATAOUT	Word Read
L	Х	L	L	L	DATAIN	DATAIN	Word Write
L	Х	L	L	Н	DATAIN	High-Z	Low Byte Write
L	Х	L	Н	L	High-Z	DATAIN	High Byte Write
L	Н	Н	Х	Х	High-Z	High-Z	Outputs Disabled
L	Х	Х	Н	Н	High-Z	High-Z	Outputs Disabled
							3834 tbl 02

NOTE:

1.  $H = V_{IH}, L = V_{IL}, X = Don't care.$ 

#### IDT71V016SA, 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

#### Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Value	Unit
Vdd	Supply Voltage Relative to Vss	-0.5 to +4.6	V
Vin, Vout	Terminal Voltage Relative to Vss	-0.5 to VDD+0.5	V
Tbias	Temperature Under Bias	–55 to +125	°C
Tstg	Storage Temperature	–55 to +125	٥C
Рт	Power Dissipation	1.25	W
Ιουτ	DC Output Current	50	mA
NOTE:	•		3834 tbl 03

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Capacitance

#### (TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	6	pF
Cı/o	I/O Capacitance	Vout = 3dV	7	pF
NOTE:				3834 tbl 06

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

# **DC Electrical Characteristics**

(VDD = Min. to Max., Commercial and Industrial Temperature Ranges)

			IDT71V	/016SA	
Symbol	Parameter	Test Condition	Min.	Max.	Unit
111	Input Leakage Current	VDD = Max., VIN = Vss to VDD		5	μA
ILO	Output Leakage Current	$V_{DD} = Max., \overline{CS} = V_{IH}, V_{OUT} = V_{SS} to V_{DD}$		5	μA
Vol	Output Low Voltage	IOL = 8mA, VDD = Min.		0.4	V
Vон	Output High Voltage	Ioh = $-4mA$ , VDD = Min.	2.4		V

**DC Electrical Characteristics**<sup>(1,2)</sup>

(VDD = Min. to Max., VLC = 0.2V, VHC = VDD - 0.2V)

			71V016SA10	71V016SA12		71V016SA15		71V016SA20		
Symbol	Parameter		Com'l Only	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
Icc	ICC Dynamic Operating Current	Мах.	160	150	160	130	130	120	120	mA
	$\overline{CS} \leq VLC$ , Outputs Open, VDD = Max., f = fMAX <sup>(3)</sup>		125	120	-	110	-	110		
lsв	Dynamic Standby Power Supply Current $\overline{CS} \ge$ VHc, Outputs Open, VDD = Max., f = fMax <sup>(3)</sup>		45	40	45	35	35	30	30	mA
ISB1	Full Standby Power Supply Current (static) $\overline{CS} \ge$ VHc, Outputs Open, VDD = Max., f = 0 <sup>(3)</sup>		10	10	10	10	10	10	10	mA

#### NOTES:

1. All values are maximum guaranteed values.

2. All inputs switch between 0.2V (Low) and VDD - 0.2V (High).

3. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing .

4. Typical values are measured at 3.3V, 25°C and with equal read and write cycles.

## **Recommended Operating Temperature and Supply Voltage**

Grade	Temperature	Vss	Vdd
Commercial	0°C to +70°C	0V	See Below
Industrial	-40°C to +85°C	0V	See Below

3834 tbl 04

3834 thl 05

## **Recommended DC Operating** Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd <sup>(1)</sup>	Supply Voltage	3.15	3.3	3.6	۷
VDD <sup>(2)</sup>	Supply Voltage	3.0	3.3	3.6	۷
Vss	Ground	0	0	0	V
Viн	Input High Voltage	2.0		VDD+0.3(3)	V
VIL	Input Low Voltage	-0.3(4)		0.8	V

NOTES:

1. For 71V016SA10 only.

2. For all speed grades except 71V016SA10.

3. VIH (max.) = VDD+2V for pulse width less than 5ns, once per cycle.

4.  $V_{IL}$  (min.) = -2V for pulse width less than 5ns, once per cycle.

3834 tbl 07

3834 tbl 08


3

# **AC Test Conditions**


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	1.5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1, 2 and 3

3834 tbl 09

# **AC Test Loads**







 $^{*}$  Including jig and scope capacitance.

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Output Capacitive Derating

3834 tbl 10

## AC Electrical Characteristics (VDD = Min. to Max., Commercial and Industrial Temperature Ranges)


		71V016	5SA10 <sup>(2)</sup>	71V016SA12		71V0 <sup>-</sup>	16SA15	71V016SA20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	E									-
tRC	Read Cycle Time	10		12		15		20		ns
taa	Address Access Time	_	10		12		15		20	ns
tacs	Chip Select Access Time		10		12		15		20	ns
tcLz <sup>(1)</sup>	Chip Select Low to Output in Low-Z	4		4		5		5		ns
tchz <sup>(1)</sup>	Chip Select High to Output in High-Z		5		6		6		8	ns
toe	Output Enable Low to Output Valid		5		6		7		8	ns
tol.z <sup>(1)</sup>	Output Enable Low to Output in Low-Z	0		0		0		0		ns
tонz <sup>(1)</sup>	Output Enable High to Output in High-Z		5		6		6		8	ns
toн	Output Hold from Address Change	4	_	4	_	4	_	4	_	ns
<b>t</b> BE	Byte Enable Low to Output Valid	_	5	_	6	_	7		8	ns
tBLZ <sup>(1)</sup>	Byte Enable Low to Output in Low-Z	0		0		0		0	_	ns
tbHz <sup>(1)</sup>	Byte Enable High to Output in High-Z		5		6		6		8	ns
WRITE CYC	LE									
twc	Write Cycle Time	10		12		15		20		ns
taw	Address Valid to End of Write	7		8		10		12		ns
tcw	Chip Select Low to End of Write	7		8		10		12		ns
tвw	Byte Enable Low to End of Write	7		8		10		12		ns
tas	Address Set-up Time	0		0		0		0		ns
twr	Address Hold from End of Write	0		0		0		0		ns
twp	Write Pulse Width	7		8		10		12		ns
tDW	Data Valid to End of Write	5		6		7		9		ns
tDH	Data Hold Time	0		0		0		0		ns
tow <sup>(1)</sup>	Write Enable High to Output in Low-Z	3		3		3		3		ns
twHz <sup>(1)</sup>	Write Enable Low to Output in High-Z		5		6		6		8	ns

NOTES:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


2. 0°C to +70°C temperature range only.

# Timing Waveform of Read Cycle No. 1<sup>(1,2,3)</sup>



3. OE, BHE, and BLE are LOW.

## Timing Waveform of Read Cycle No. 2<sup>(1)</sup>




NOTES:

1.  $\overline{\text{WE}}$  is HIGH for Read Cycle.

2. Address must be valid prior to or coincident with the later of CS, BHE, or BLE transition LOW; otherwise tAA is the limiting parameter.

3. Transition is measured ±200mV from steady state.


# Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)<sup>(1,2,4)</sup>




#### NOTES:

- 1. A write occurs during the overlap of a LOW CS, LOW BHE or BLE, and a LOW WE.
- OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, two must be greater than or equal to two allow the I/O drivers to turn off and data to be placed 2. on the bus for the required tow. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified two. 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- If the ČS LOW or BHE and BLE LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state. 4.
- Transition is measured ±200mV from steady state. 5.

# Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)<sup>(1,4)</sup>




# Timing Waveform of Write Cycle No. 3 (BHE, BLE Controlled Timing)<sup>(1,4)</sup>



#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{CS}$ , LOW  $\overline{BHE}$  or  $\overline{BLE}$ , and a LOW  $\overline{WE}$ .
- 2. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the  $\overline{CS}$  LOW or  $\overline{BHE}$  and  $\overline{BLE}$  LOW transition occurs simultaneously with or after the  $\overline{WE}$  LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.



## **Datasheet Document History**

Updated to new format	
3, 5, 8 Added Industrial Temperature range offerings	
Numbered I/Os and address pins on FBGA Top View	
Revised footnotes on Write Cycle No. 1 diagram	
Revised footnotes on Write Cycle No. 2 and No. 3 diagra	ams
Added Datasheet Document History	
Tighten Icc and IsB.	
Tighten tCLZ, tCHZ, tOHZ, tBHZ and tWHZ	
	3, 5, 8 Added Industrial Temperature range offerings Numbered I/Os and address pins on FBGA Top View Revised footnotes on Write Cycle No. 1 diagram Revised footnotes on Write Cycle No. 2 and No. 3 diagra Added Datasheet Document History Tighten Icc and IsB.



*CORPORATE HEADQUARTERS* 2975 Stender Way Santa Clara, CA 95054 for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com for Tech Support: sramhelp@idt.com 800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.