case, what resistor would you use? And where? source. In order to compensate for the bias current in this become? A designer wishes to use this amplifier with a 15-kΩ currents. What does the range of possible outputs then would add an additional resistor to compensate for the bias range of outputs would you expect? Indicate where you bias current of 1 µA and an offset current of 0.1 µA, what

and that due to C_2 at 10 Hz, what values of C_1 and C_2 are should be used? For a break frequency due to C_1 at 100 Hz, **D2.106** The circuit of Fig. 2.36 is used to create an acresistors no larger than 100 k Ω . What values of R_1 , R_2 , and R_3 coupled noninverting amplifier with a gain of 200 V/V using

Let $R_1 = R_3 = 10 \text{ k}\Omega$ and $R_2 = R_4 = 1 \text{ M}\Omega$. If the op amp has $V_{OS} = 4 \text{ mV}$, $I_B = 0.3 \mu\text{A}$, and $I_{OS} = 50 \text{ nA}$, find the worst-case *2.107 Consider the difference amplifier circuit in Fig. 2.16. (largest) dc offset voltage at the output.

What does the output offset become with the input ac coucapacitively coupled to ground, what does the output offset pled through a capacitor C? If, instead, the 1-k Ω resistor is having a ±4-mV offset. What is its output offset voltage? *2.108 The circuit shown in Fig. P2.108 uses an op amp




FIGURE **P2.108**

- output offset at either 0 or 75°C, what would you expect their relative polarities to be? While nothing can be said separately about the polarity of the $10 \,\mu\text{V/}^{\circ}\text{C}$, what output would you expect at 0°C and at 75°C ? input offset-voltage drift of the op amp is specified to be at 25°C to produce zero output with the input grounded. If the amp, a closed-loop amplifier with gain of +1000 is adjusted 2.109 Using offset-nulling facilities provided for the op
- 2.110 An op amp is connected in a closed loop with gain of +100 utilizing a feedback resistor of 1 MO.
- (a) If the input bias current is 100 nA, what output voltage results with the input grounded?

- be observed with the input grounded? current as in (a), what is the largest possible output that can (b) If the input offset voltage is $\pm 1 \text{ mV}$ and the input bias
- (c) If bias-current compensation is used, what is the value of voltage (due to offset current alone)? one-tenth the bias current, what is the resulting output offset the required resistor? If the offset current is no more than
- the largest dc voltage at the output due to the combined effect of offset voltage and offset current; (d) With bias-current compensation as in (c) in place what is
- plies, what resistor and supply voltage would you use? the op amp output voltage to zero? For available ±15-V supor extracted from, the nongrounded end of R_3 would reduce voltage can be as large as 1 mV of unknown polarity, what current assuming zero input offset voltage. If the input offset offset voltage is found to be +0.21 V. Estimate the input offset range of offset current is possible? What current injected into, *2.111 An op amp intended for operation with a closedshould the value of R_3 be? With input grounded, the output I M Ω with a bias-current-compensation resistor R_3 . What loop gain of -100 V/V uses feedback resistors of $10 \text{ k}\Omega$ and

SECTION 2.8: INTEGRATORS AND DIFFERENTIATORS

- signal is applied to its input. resistor R of 100 k Ω , and a capacitor C of 10 nF. A sine-wave 2.112 A Miller integrator incorporates an ideal op amp, a
- (a) At what frequency (in Hz) are the input and output signals equal in amplitude?
- wave relate to that of the input? (b) At that frequency how does the phase of the output sine
- and in what direction (smaller or larger)? found in (a), by what factor does the output voltage change, (c) If the frequency is lowered by a factor of 10 from that
- (d) What is the phase relation between the input and output in situation (c)?
- of -1 volt applied at the input at time 0, at which moment $v_0 = -10 \text{ V}$, how long does it take the output to reach 0 V? + 10 V?one second and an input resistance of 100 k Ω . For a dc voltage **D2.113** Design a Miller integrator with a time constant of
- is its gain reduced to -1 V/V? What is the integrator time 1 kHz to have a voltage gain of -100 V/V. At what frequency constant 2.114 An op-amp-based inverting integrator is measured at
- input. Characterize the output that results when a sine wave 2 sin 1000t is applied to the input? output initially at 0 V, a 2-V 2-ms pulse is applied to the the output you would expect for the situation in which, with quency of 1 krad/s and an input resistance of 100 kΩ. Sketch D2.115 Design a Miller integrator that has a unity-gain fre-

- 0.1-ms, 1-V positive-input pulse (initially at 0 V) with (a) no dc stabilization (but with the output initially at 0 V) and (b) the feedback resistor connected frequency? Sketch and label the output which results with a 40 dB. What is its value? What is the associated lower 3-dB is introduced across the capacitor, which limits the dc gain to nents are needed? For long-term stability, a feedback resistor $_{\rm is}$ 20 k Ω and unity-gain frequency is 10 kHz. What compop2.116 Design a Miller integrator whose input resistance
- and with the time constant raised to 2 ms. input levels are ±2 V, with the time constant the same (1 ms) the output waveform that results. Indicate what happens if the driven by the signal shown in Fig. P2.117. Sketch and label ages are initially zero and whose time constant is 1 ms is *2.117 A Miller integrator whose input and output volt-




FIGURE P2.117

voltage change of 1 V? form resulting. How many pulses are required for an output from 0 V (see Fig. P2.118). Sketch and label the output wavestring of pulses of 10-µs duration and 1-V amplitude rising of 1 ms, and whose output is initially zero, when fed with a 2.118 Consider a Miller integrator having a time constant



FIGURE P2.118

show that the dc gain is $(-R_2/R_1)$ and the 3-dB frequency pass STC function. Such a circuit is known as a first-order low-pass active filter. Derive the transfer function and D2.119 Figure P2.119 shows a circuit that performs a low-

tion reduce to unity? At what frequency does the magnitude of the transfer funcof 1 kΩ, a dc gain of 20 dB, and a 3-dB frequency of 4 kHz. $\omega_0 = 1/CR_2$. Design the circuit to obtain an input resistance




FIGURE P2.119

- is connected across the capacitor. and $I_{OS} = 10$ nA. To provide a finite dc gain, a 1-M Ω resistor implemented using an op amp with $V_{OS} = 3$ mV, $I_B = 0.1 \mu$ A, **2.120** A Miller integrator with $R = 10 \text{ k}\Omega$ and C = 10 nF is
- in series with the positive-input terminal of the op amp. What (a) To compensate for the effect of I_B , a resistor is connected should its value be?
- output voltage of the integrator when the input is grounded (b) With the resistor of (a) in place, find the worst-case dc
- peak sine-wave input with frequency equal to $10f_0$? equal magnitude? What is the output signal for a 1-V peak-to-(in Hz) at which its input and output sine-wave signals have resistor, and a 0.01- μ F capacitor. What is the frequency f_0 2.121 A differentiator utilizes an ideal op amp, a 10-kΩ
- $\log v_0$ to be zero initially, sketch and label its waveform. driven by the rate-controlled step shown in Fig. P2.122. Assum-2.122 An op-amp differentiator with 1-ms time constant is




FIGURE P2.122

amplitude? When a 1-V peak sine wave at 1 kHz is applied to value of R is needed to cause the output to have a 10-V peak What is its peak amplitude? What is its average value? What the input, what form of output results? What is its frequency? triangle wave of ±1-V peak amplitude at 1 kHz is applied to shown in Fig. 2.44(a), has $R = 10 \text{ k}\Omega$ and $C = 0.1 \mu\text{F}$. When a *2.123 An op-amp differentiator, employing the circuit