

4.48 In the circuit of Fig. P4.48, transistors Q_1 and Q_2 have $V_t = 1$ V, and the process transconductance parameter $k'_n = 100 \mu\text{A/V}^2$. Assuming $\lambda = 0$, find V_1 , V_2 , and V_3 for each of the following cases:

- (a) $(W/L)_1 = (W/L)_2 = 20$
- (b) $(W/L)_1 = 1.5(W/L)_2 = 20$




FIGURE P4.48

SECTION 4.4: THE MOSFET AS AN AMPLIFIER AND AS A SWITCH

4.49 Consider the CS amplifier of Fig. 4.26(a) for the case $V_{DD} = 5$ V, $R_D = 24$ k Ω , $k'_n(W/L) = 1$ mA/V², and $V_t = 1$ V.

- (a) Find the coordinates of the two end points of the saturation-region segment of the amplifier transfer characteristic; that is, points A and B on the sketch of Fig. 4.26(c).
- (b) If the amplifier is biased to operate with an overdrive voltage $V_{OV} = 0.5$ V, find the coordinates of the bias point Q_1 on the transfer characteristic. Also, find the value of I_D and of the incremental gain A_v at the bias point.
- (c) For the situation in (b), and disregarding the distortion caused by the MOSFET's square-law characteristic, what is the largest amplitude of a sine-wave voltage signal that can be applied at the input while the transistor remains in saturation? What is the amplitude of the output voltage signal that results? What gain value does the combination of these amplitudes imply? By what percentage is this gain value different from the incremental gain value calculated above? Why is there a difference?

***4.50** We wish to investigate the operation of the CS amplifier circuit studied in Example 4.8 for various bias conditions, that is, for bias at various points along the saturation-region segment of the transfer characteristic. Prepare a table

giving the values of I_D (mA), V_{OV} (V), $V_G = V_{GS} - V_t$ (V), A_v (V/V), the magnitude of the largest allowable positive-output signal v_o^+ (V), and the magnitude of the largest allowable negative-output signal v_o^- (V) for values of $V_{DS} = V_{DD}$ in the range of 1 V to 10 V, in increments of 1 V (i.e., there should be table rows for $V_{DS} = 1$ V, 2 V, 3 V, ..., 10 V). Note that v_o^+ is determined by the MOSFET entering cutoff and v_o^- by the MOSFET entering the triode region.

4.51 Various measurements are made on an NMOS amplifier for which the drain resistor R_D is 20 k Ω . First, dc measurements show the voltage across the drain resistor, V_{RD} , to be 2 V and the gate-to-source bias voltage to be 1.2 V. Then, ac measurements with small signals show the voltage gain to be -10 V/V. What is the value of V_t for this transistor? If the process transconductance parameter k'_n is 50 $\mu\text{A/V}^2$, what is the MOSFET's W/L ?

***D4.52** Refer to the expression for the incremental voltage gain in Eq. (4.41). Various design considerations place a lower limit on the value of the overdrive voltage V_{OV} . For our purposes here, let this lower limit be 0.2 V. Also, assume that $V_{DD} = 5$ V.

- (a) Without allowing any room for output voltage swing, what is the maximum voltage gain achievable?
- (b) If we are required to allow for an output voltage swing of ± 0.5 V, what dc bias voltage should be established at the drain to obtain maximum gain? What gain value is achievable? What input signal results in a ± 0.5 -V output swing?
- (c) For the situation in (b), find W/L of the transistor to establish a dc drain current of 100 μA . For the given process technology, $k'_n = 100 \mu\text{A/V}^2$.
- (d) Find the required value of R_D .

4.53 The expression for the incremental voltage gain A_v given in Eq. (4.41) can be written in as

$$A_v = \frac{2(V_{DD} - V_{DS})}{V_{OV}}$$

where V_{DS} is the bias voltage at the drain (called V_{DQ} in the text). This expression indicates that for given values of V_{DD} and V_{OV} , the gain magnitude can be increased by biasing the transistor at a lower V_{DS} . This, however, reduces the allowable output signal swing in the negative direction. Assuming linear operation around the bias point, show that the largest possible negative output signal peak \hat{v}_o^- that is achievable while the transistor remains saturated is

$$\hat{v}_o^- = (V_{DS} - V_{OV}) \left(1 + \frac{1}{A_v} \right)$$

For $V_{DD} = 5$ V and $V_{OV} = 0.5$ V, provide a table of values for A_v , \hat{v}_o^- , and the corresponding \hat{v}_i for $V_{DS} = 1$ V, 1.5 V, 2 V, and 2.5 V. If $k'_n W/L = 1$ mA/V², find I_D and R_D for the design for which $V_{DS} = 1$ V.

4.54 Figure P4.54 shows a CS amplifier in which the load resistor R_D has been replaced with another NMOS transistor Q_2 connected as a two-terminal device. Note that because v_{GS} of Q_2 is zero, it will be operating in saturation at all times, even when $v_i = 0$ and $i_{D2} = i_{D1} = 0$. Note also that the two transistors conduct equal drain currents. Using $i_{D1} = i_{D2}$, show that for the range of v_i over which Q_2 is operating in saturation, that is, for

$$V_{t1} \leq v_i \leq v_o + V_{t1}$$

the output voltage will be given by

$$v_o = V_{DD} - V_{t1} + \frac{(W/L)_1}{(W/L)_2} V_{t1} - \sqrt{\frac{(W/L)_1}{(W/L)_2}} v_i$$

where we have assumed $V_{t1} = V_{t2} = V_t$. Thus the circuit functions as a linear amplifier, even for large input signals. For $(W/L)_1 = (50 \mu\text{m}/0.5 \mu\text{m})$ and $(W/L)_2 = (5 \mu\text{m}/0.5 \mu\text{m})$, the voltage gain




FIGURE P4.54

SECTION 4.5: BIASING IN MOS AMPLIFIER CIRCUITS

4.55 Consider the classical biasing scheme shown in Fig. 4.30(c), using a 15-V supply. For the MOSFET $V_t = 1.2$ V, $\lambda = 0$, $k'_n = 80 \mu\text{A/V}^2$, $W = 240 \mu\text{m}$, and $L = 6 \mu\text{m}$. Arrange that the drain current is 2 mA, with about one-third of the supply voltage across each of R_S and R_D . Use 22 M Ω for the larger of R_{G1} and R_{G2} . What are the values of R_{G1} , R_{G2} , R_S , and R_D that you have chosen? Specify them to two significant digits. For your design, how far is the drain voltage from the edge of saturation?

D4.56 Using the circuit topology displayed in Fig. 4.30(c), arrange to bias the NMOS transistor at $I_D = 2$ mA with V_G midway between cutoff and the beginning of triode operation. The available supplies are ± 15 V. For the NMOS transistor, $V_t = 0.8$ V, $\lambda = 0$, $k'_n = 50 \mu\text{A/V}^2$, $W = 200 \mu\text{m}$, and $L = 4 \mu\text{m}$. Use a gate-bias resistor of 10 M Ω . Specify R_S and R_D to two significant digits.

***D4.57** In an electronic instrument using the biasing scheme shown in Fig. 4.30(c), a manufacturing error reduces R_D to zero. Let $V_{DD} = 12$ V, $R_{G1} = 5.6$ M Ω , and $R_{G2} = 2.2$ M Ω . What is the value of V_G created? If supplier specifications allow $k'_n(W/L)$ to vary from 220 to 380 $\mu\text{A/V}^2$ and V_t to vary from 1.3 to 2.4 V, what are the extreme values of I_D that may result? What value of R_S should have been installed to limit the maximum value of I_D to 0.15 mA? Choose an appropriate standard 5% resistor value (refer to Appendix G). What extreme values of current now result?

4.58 An enhancement NMOS transistor is connected in the bias circuit of Fig. 4.30(c), with $V_G = 4$ V and $R_S = 1$ k Ω . The transistor has $V_t = 2$ V and $k'_n(W/L) = 2$ mA/V². What bias current results? If a transistor for which $k'_n(W/L)$ is 50% higher is used, what is the resulting percentage increase in I_D ?

4.59 The bias circuit of Fig. 4.30(c) is used in a design with $V_G = 5$ V and $R_S = 1$ k Ω . For an enhancement MOSFET with $k'_n(W/L) = 2$ mA/V², the source voltage was measured and found to be 2 V. What must V_t be for this device? If a device for which V_t is 0.5 V less is used, what does V_G become? What bias current results?

D4.60 Design the circuit of Fig. 4.30(c) for an enhancement MOSFET having $V_t = 2$ V and $k'_n(W/L) = 2$ mA/V². Let $V_{DD} = V_{SS} = 10$ V. Design for a dc bias current of 1 mA and for the largest possible voltage gain (and thus the largest possible R_D) consistent with allowing a 2-V peak-to-peak voltage swing at the drain. Assume that the signal voltage on the source terminal of the FET is zero.

D4.61 Design the circuit in Fig. P4.61 so that the transistor operates in saturation with V_D biased 1 V from the edge of the triode region, with $I_D = 1$ mA and $V_G = 3$ V, for each of the following two devices (use a 10- μA current in the voltage divider):

- (a) $|V_t| = 1$ V and $k'_n W/L = 0.5$ mA/V²
- (b) $|V_t| = 2$ V and $k'_n W/L = 1.25$ mA/V²

For each case, specify the values of V_{GS} , V_{DS} , V_S , R_1 , R_2 , R_S , and R_D .




FIGURE P4.61

