

**4.76** For a 0.8- $\mu\text{m}$  CMOS fabrication process:  $V_n = 0.8\text{ V}$ ,  $V_p = -0.9\text{ V}$ ,  $\mu_n C_{ox} = 90\ \mu\text{A/V}^2$ ,  $\mu_p C_{ox} = 30\ \mu\text{A/V}^2$ ,  $C_{gs} = 1.0\ \text{fF}/\mu\text{m}^2$ ,  $\phi_p = 0.34\text{ V}$ ,  $\gamma = 0.5\ \text{V}^{1/2}$ ,  $V_A$  ( $n$ -channel devices) =  $82\ (\mu\text{m})$ , and  $|V_A|$  ( $p$ -channel devices) =  $12L\ (\mu\text{m})$ . Find the small-signal model parameters ( $g_m$ ,  $r_o$ , and  $g_{mb}$ ) for both an NMOS and a PMOS transistor having  $W/L = 20\ \mu\text{m}/2\ \mu\text{m}$  and operating at  $I_D = 100\ \mu\text{A}$  with  $|V_{gs}| = 1\text{ V}$ . Also, find the overdrive voltage at which each device must be operating.

**4.77** Figure P4.77 shows a discrete-circuit CS amplifier employing the classical biasing scheme studied in Section 4.5. The input signal  $v_{sig}$  is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite).

- If the transistor has  $V_t = 1\text{ V}$  and  $k_n'W/L = 2\ \text{mA/V}^2$ , verify that the bias circuit establishes  $V_{GS} = 2\text{ V}$ ,  $I_D = 1\ \text{mA}$ , and  $V_{DS} = +7.5\text{ V}$ . That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters.
- Find  $g_m$  and  $r_o$  if  $V_A = 100\text{ V}$ .
- Draw a complete small-signal equivalent circuit for the amplifier assuming all capacitors behave as short circuits at signal frequencies.
- Find  $R_{in}$ ,  $v_{gs}/v_{sig}$ ,  $v_o/v_{gs}$ , and  $v_o/v_{sig}$ .

**4.78** The fundamental relationship that describes MOSFET operation is the parabolic relationship between  $V_{ov}$  and  $I_D$ .

$$I_D = \frac{1}{2} k_n' \frac{W}{L} V_{ov}^2$$




FIGURE P4.77

Sketch this parabolic curve together with the tangent at a point whose coordinates are  $(V_{ov}, I_D)$ . The slope of this tangent is  $g_m$  at this bias point. Show that this tangent intersects the  $v_{ov}$ -axis at  $V_{ov}/2$  and thus that  $g_m = 2I_D/V_{ov}$ .

**SECTION 4.7: SINGLE-STAGE MOS AMPLIFIERS**

**4.79** Calculate the overall voltage gain  $G_v$  of a common-source amplifier for which  $g_m = 2\ \text{mA/V}$ ,  $r_o = 50\ \text{k}\Omega$ ,  $R_D = 10\ \text{k}\Omega$ , and  $R_G = 10\ \text{M}\Omega$ . The amplifier is fed from a signal source with a Thévenin resistance of  $0.5\ \text{M}\Omega$ , and the amplifier output is coupled to a load resistance of  $20\ \text{k}\Omega$ .

**D4.80** This problem investigates a redesign of the common-source amplifier of Exercise 4.32 whose bias design was done in Exercise 4.30 and shown in Fig. E4.30. Please refer to these two exercises.

- The open-circuit voltage gain of the CS amplifier can be written as

$$A_{vo} = \frac{-2(V_{DD} - V_{DQ})}{V_{ov}}$$

Verify that this expression yields the results in Exercise 4.32 (i.e.,  $A_{vo} = -15\ \text{V/V}$ ).

- $A_{vo}$  can be doubled by reducing  $V_{ov}$  by a factor of 2, (i.e., from  $1\text{ V}$  to  $0.5\text{ V}$ ) while  $V_D$  is kept unchanged. What corresponding values for  $I_D$ ,  $R_D$ ,  $R_G$ ,  $g_m$ , and  $r_o$  apply?
- Find  $A_{vo}$  and  $R_{out}$  with  $r_o$  taken into account.
- For the same value of signal-generator resistance  $R_{sig} = 100\ \text{k}\Omega$ , the same value of gate-bias resistance  $R_G = 4.8\ \text{M}\Omega$ , and the same value of load resistance  $R_L = 15\ \text{k}\Omega$ , evaluate the new value of overall voltage gain  $G_v$  with  $r_o$  taken into account.
- Compare your results to those obtained in Exercises 4.30 and 4.32, and comment.

**4.81** A common-gate amplifier using an  $n$ -channel enhancement MOS transistor for which  $g_m = 5\ \text{mA/V}$  has a  $5\text{-k}\Omega$  drain resistance ( $R_D$ ) and a  $2\text{-k}\Omega$  load resistance ( $R_L$ ). The amplifier is driven by a voltage source having a  $200\text{-}\Omega$  resistance. What is the input resistance of the amplifier? What is the overall voltage gain  $G_v$ ? If the circuit allows a bias-current increase by a factor of 4 while maintaining linear operation, what do the input resistance and voltage gain become?

**4.82** A CS amplifier using an NMOS transistor biased in the manner of Fig. 4.43 for which  $g_m = 2\ \text{mA/V}$  is found to have an overall voltage gain  $G_v$  of  $-16\ \text{V/V}$ . What value should a resistance  $R_S$  inserted in the source lead have to reduce the voltage gain by a factor of 4?

**4.83** The overall voltage gain of the amplifier of Fig. 4.44(a) was measured with a resistance  $R_S$  of  $1\ \text{k}\Omega$  in place and found to be  $-10\ \text{V/V}$ . When  $R_S$  is shorted, but the circuit operation remained linear the gain doubled. What must  $g_m$  be? What value of  $R_D$  is needed to obtain an overall voltage gain of  $-8\ \text{V/V}$ ?

**4.84** Careful measurements performed on the source follower of Fig. 4.46(a) show that the open-circuit voltage gain is  $0.98\ \text{V/V}$ . Also, when  $R_L$  is connected and its value is varied, it is found that the gain is halved for  $R_L = 500\ \Omega$ . If the amplifier remained linear throughout this measurement, what must the values of  $g_m$  and  $r_o$  be?

**4.85** The source follower of Fig. 4.46(a) uses a MOSFET biased to have  $g_m = 5\ \text{mA/V}$  and  $r_o = 20\ \text{k}\Omega$ . Find the open-circuit voltage gain  $A_{vo}$  and the output resistance. What will the gain become when a  $1\text{-k}\Omega$  load resistance ( $R_L$ ) is connected?

**4.86** Figure P4.86 shows a scheme for coupling and amplifying a high-frequency pulse signal. The circuit utilizes two MOSFETs whose bias details are not shown and a  $50\text{-}\Omega$




FIGURE P4.86

coaxial cable. Transistor  $Q_1$  operates as a CS amplifier and  $Q_2$  as a CG amplifier. For proper operation, transistor  $Q_2$  is required to present a  $50\text{-}\Omega$  resistance to the cable. This situation is known as “proper termination” of the cable and ensures that there will be no signal reflection coming back on the cable. When the cable is properly terminated, its input resistance is  $50\ \Omega$ . What must  $g_m$  be? If  $Q_1$  is biased at the same point as  $Q_2$ , what is the amplitude of the current pulses in the drain of  $Q_1$ ? What is the amplitude of the voltage pulses at the drain of  $Q_2$ ? What value of  $R_D$  is required to provide  $1\text{-V}$  pulses at the drain of  $Q_2$ ?

**\*D4.87** The MOSFET in the circuit of Fig. P4.87 has  $V_t = 1\text{ V}$ ,  $k_n'W/L = 0.8\ \text{mA/V}^2$ , and  $V_A = 40\text{ V}$ .

- Find the values of  $R_S$ ,  $R_D$ , and  $R_G$  so that  $I_D = 0.1\ \text{mA}$ , the largest possible value for  $R_D$  is used while a maximum signal swing at the drain of  $\pm 1\text{ V}$  is possible, and the input resistance at the gate is  $10\ \text{M}\Omega$ .
- Find the values of  $g_m$  and  $r_o$  at the bias point.
- If terminal Z is grounded, terminal X is connected to a signal source having a resistance of  $1\ \text{M}\Omega$ , and terminal Y is connected to a load resistance of  $40\ \text{k}\Omega$ , find the voltage gain from signal source to load.
- If terminal Y is grounded, find the voltage gain from X to Z with Z open-circuited. What is the output resistance of the source follower?
- If terminal X is grounded and terminal Z is connected to a current source delivering a signal current of  $10\ \mu\text{A}$  and having a resistance of  $100\ \text{k}\Omega$ , find the voltage signal that can be measured at Y. For simplicity, neglect the effect of  $r_o$ .




FIGURE P4.87

**\*4.88** (a) The NMOS transistor in the source-follower circuit of Fig. P4.88(a) has  $g_m = 5\ \text{mA/V}$  and a large  $r_o$ . Find the open-circuit voltage gain and the output resistance.




FIGURE P4.88

- (b) The NMOS transistor in the common-gate amplifier of Fig. P4.88(b) has  $g_m = 5 \text{ mA/V}$  and a large  $r_o$ . Find the input resistance and the voltage gain.
- (c) If the output of the source follower in (a) is connected to the input of the common-gate amplifier in (b), use the results of (a) and (b) to obtain the overall voltage gain  $v_o/v_i$ .

\*4.89 In this problem we investigate the large-signal operation of the source follower of Fig. 4.46(a). Specifically, consider the situation when negative input signals are applied. Let the negative signal voltage at the output be  $-V$ . The current in  $R_f$  will flow away from ground and will have a value of  $V/R_f$ . This current will subtract from the bias current  $I_b$ , resulting in a transistor current of  $(I_b - V/R_f)$ . One can use this source terminal will be  $-V$ , superimposed on the dc voltage, which is  $-V_{GS}$  (corresponding to a drain current of  $I_b$ ). We can thus find the signal voltage at the gate  $v_g$ . For the circuit analyzed in Exercise 4.34, find  $v_g$  for  $v_o = -1 \text{ V}$ ,  $-5 \text{ V}$ ,  $-6 \text{ V}$ , and  $-7 \text{ V}$ . At each point find the voltage gain  $v_g/v_i$  and compare to the small-signal value found in Exercise 4.34. What is the largest possible negative-output signal?

**SECTION 4.8: THE MOSFET INTERNAL CAPACITANCES AND HIGH-FREQUENCY MODEL**

4.90 Refer to the MOSFET high-frequency model in Fig. 4.47(a). Evaluate the model parameters for an NMOS transistor operating at  $I_D = 100 \mu\text{A}$ ,  $V_{GS} = 1 \text{ V}$ , and  $V_{DS} = 1.5 \text{ V}$ . The MOSFET has  $W = 20 \mu\text{m}$ ,  $L = 1 \mu\text{m}$ ,  $t_{ox} = 8 \text{ nm}$ ,  $\mu_n = 450 \text{ cm}^2/\text{Vs}$ ,  $\gamma = 0.5 \text{ V}^{1/2}$ ,  $2\phi_0 = 0.65 \text{ V}$ ,  $\lambda = 0.005 \text{ V}^{-1}$ ,  $V_{D0} = 0.7 \text{ V}$ ,  $C_{60} = C_{600} = 15 \text{ fF}$ , and  $L_{60} = 0.05 \mu\text{m}$ . (Recall that  $S_{60} = \chi S_{600}$  where  $\chi = \gamma/(2\sqrt{2}\phi_0 + V_{D0})$ .)

4.91 Find  $f_T$  for a MOSFET operating at  $I_D = 100 \mu\text{A}$  and  $V_{OV} = 0.25 \text{ V}$ . The MOSFET has  $C_{gs} = 20 \text{ fF}$  and  $C_{gd} = 5 \text{ fF}$ .

4.92 Starting from the definition of  $f_T$  for a MOSFET, and making the approximation that  $C_{gs} \gg C_{gd}$  and that the overlap component of  $C_{gs}$  is negligibly small, show that

$$f_T \approx \frac{2\pi C_{gs} g_m}{C_{gs} + C_{gd}}$$

$$f_T \approx \frac{1.5}{\pi L} \sqrt{\frac{\mu_n I_D}{2C_{ox} W L}}$$

Thus note that to obtain a high  $f_T$  from a given device it must be operated at a high current. Also note that faster operation is obtained from smaller devices.

4.93 Starting from the expression for the MOSFET unity-gain frequency,

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})}$$

$$f_T = \frac{3I_{D,OV}}{4\pi L^2}$$

and making the approximation that  $C_{gs} \gg C_{gd}$  and that the overlap component of  $C_{gs}$  is negligibly small, show that for an  $n$ -channel device

**SECTION 4.9: FREQUENCY RESPONSE OF THE CS AMPLIFIER**

4.94 In a particular MOSFET amplifier for which the midband voltage gain between gate and drain is  $-27 \text{ V/V}$ , the NMOS transistor has  $C_{gs} = 0.3 \text{ pF}$  and  $C_{gd} = 0.1 \text{ pF}$ . What input capacitance would you expect? For what range of

signal-source resistances can you expect the 3-dB frequency to exceed 10 MHz? Neglect the effect of  $R_o$ .

4.95 In a BJT amplifier, such as that in Fig. 4.49(a), the resistance of the source  $R_{sig} = 100 \text{ k}\Omega$ , amplifier input resistance (which is due to the biasing network)  $R_B = 100 \text{ k}\Omega$ ,  $C_{gs} = 1 \text{ pF}$ ,  $C_{gd} = 0.2 \text{ pF}$ ,  $g_m = 3 \text{ mA/V}$ ,  $r_o = 50 \text{ k}\Omega$ ,  $R_D = 8 \text{ k}\Omega$ , and  $R_E = 10 \text{ k}\Omega$ . Determine the expected 3-dB cutoff frequency  $f_H$  and the midband gain. In evaluating ways to double  $f_H$ , a designer considers the alternatives of changing either  $R_{out}$  or  $R_{in}$ . To raise  $f_H$  as described, what separate change in each would be required? What midband voltage gain results in each case?

4.96 A discrete MOSFET common-source amplifier has  $R_{in} = 2 \text{ M}\Omega$ ,  $g_m = 4 \text{ mA/V}$ ,  $r_o = 100 \text{ k}\Omega$ ,  $R_D = 10 \text{ k}\Omega$ ,  $C_{gs} = 2 \text{ pF}$ , and  $C_{gd} = 0.5 \text{ pF}$ . The amplifier is fed from a voltage source with an internal resistance of  $500 \text{ k}\Omega$  and is connected to a  $10\text{-k}\Omega$  load. Find:

- (a) the overall midband gain  $A_M$
- (b) the upper 3-dB frequency  $f_H$

4.97 The analysis of the high-frequency response of the common-source amplifier, presented in the text, is based on the assumption that the resistance of the signal source,  $R_{sig}$ , is large and, thus, that its interaction with the input capacitance  $C_{in}$  produces the "dominant pole" that determines the upper 3-dB frequency  $f_H$ . There are situations, however, when the CS amplifier is fed with a very low  $R_{sig}$ . To investigate the high-frequency response of the amplifier in such a case, Fig. P4.97 shows the equivalent circuit when the CS amplifier is fed with an ideal voltage source  $V_{sig}$  having  $R_{sig} = 0$ . Note that  $C_L$  denotes the total capacitance at the output node. By writing a node equation at the output, show that the transfer function  $V_o/V_{sig}$  is given by

$$\frac{V_o}{V_{sig}} = -g_m R_D' \frac{1 - s(C_{gd}'/g_m)}{1 + s(C_L + C_{gd}'/g_m)}$$

At frequencies  $\omega \ll (g_m/C_{gd}')$ , the  $s$  term in the numerator can be neglected. In such case, what is the upper 3-dB frequency resulting? Compute the values of  $A_M$  and  $f_H$  for the case:  $C_{gd} = 0.5 \text{ pF}$ ,  $C_L = 2 \text{ pF}$ ,  $g_m = 4 \text{ mA/V}$ , and  $R_D = 5 \text{ k}\Omega$ .

4.98 Consider the common-source amplifier of Fig. 4.49(a). For a situation in which  $R_{sig} = 1 \text{ M}\Omega$  and  $R_D = 1 \text{ M}\Omega$ , what




FIGURE P4.97

value of  $C_L$  must be chosen to place the corresponding break frequency at 10 Hz? What value would you choose if available capacitors are specified to only one significant digit and the break frequency is not to exceed 10 Hz? What is the break frequency,  $f_H$ , obtained with your choice? If a designer wishes to lower this by raising  $R_D$ , what is the most that he or she can expect if available resistors are limited to 10 times those now used?

4.99 The amplifier in Fig. P4.99 is biased to operate at  $I_D = 1 \text{ mA}$  and  $g_m = 1 \text{ mA/V}$ . Neglecting  $r_o$ , find the midband gain. Find the value of  $C_s$  that places  $f_L$  at 10 Hz.




FIGURE P4.99

4.100 Consider the amplifier of Fig. 4.49(a). Let  $R_D = 15 \text{ k}\Omega$ ,  $r_o = 150 \text{ k}\Omega$ , and  $R_E = 10 \text{ k}\Omega$ . Find the value of  $C_{gs}$  specified to one significant digit, to ensure that the associated break frequency is at, or below, 10 Hz. If a higher-power design results in doubling  $I_D$ , with both  $R_D$  and  $r_o$  reduced by a factor of 2, what does the corner frequency (due to  $C_{gs}$ ) become? For increasingly higher-power designs, what is the highest corner frequency that can be associated with  $C_{gs}$ ?

4.101 The NMOS transistor in the discrete CS amplifier circuit of Fig. P4.101 is biased to have  $g_m = 1 \text{ mA/V}$ . Find  $A_M$ ,  $f_{H1}$ ,  $f_{H2}$ ,  $f_{H3}$ , and  $f_L$ .