Sketch this parabolic curve together with the tangent at a

**4.76** For a 0.8- $\mu$ m CMOS fabrication process:  $V_m = 0.8$  V,  $V_\mu = -0.9$  V,  $\mu_a C_{ox} = 90 \ \mu A/V^2$ ,  $\mu_p C_{ox} = 30 \ \mu A/V^2$ ,  $C_{cx} = 1.9 \ \text{ff}/\mu m^2$ ,  $\phi_f = 0.34$  V,  $\gamma = 0.5 \ \text{V}^{1/2}$ ,  $V_A$  (n-channel devices) = operating both an NIMOS and a PMOS transistor having  $W/L = 20 \mu m/$  $8L~(\mu\mathrm{m}),$  and  $|V_A|~(p\text{-channel devices})$  = 12L ( $\mu\mathrm{m}).$  Find find the overdrive voltage at which each device must be  $2 \mu \text{m}$  and operating at  $I_D = 100 \mu \text{A}$  with  $|V_{SB}| = 1 \text{V}$ . Also, the small-signal model parameters  $(g_m, r_o, \text{ and } g_{mb})$  for

large capacitor (shown as infinite). develops at the drain is coupled to a load resistance via a very capacitor (shown as infinite). The output voltage signal that connected to ground at signal frequencies via a very large employing the classical biasing scheme studied in Section 4.5. 4.77 Figure P4.77 shows a discrete-circuit CS amplifier large capacitor (shown as infinite). The transistor source is The input signal  $v_{\text{sig}}$  is coupled to the gate through a very

(a) If the transistor has  $V_t = 1$  V, and  $k'_n W/L = 2$  mA/V<sup>2</sup>, verthe device parameters. are consistent with the values of the circuit components and  $V_D = +7.5$  V. That is, assume these values, and verify that they ify that the bias circuit establishes  $V_{GS} = 2 \text{ V}$ ,  $I_D = 1 \text{ mA}$ , and

(b) Find  $g_m$  and  $r_o$  if  $V_A = 100$  V.

(c) Draw a complete small-signal equivalent circuit for the signal frequencies amplifier assuming all capacitors behave as short circuits at

(d) Find  $R_{\text{in}}$ ,  $v_{gs}/v_{\text{sig}}$ ,  $v_o/v_{gs}$ , and  $v_o/v_{\text{sig}}$ .

operation is the parabolic relationship between  $V_{OV}$  and  $i_D$ , 4.78 The fundamental relationship that describes MOSFET

$$i_D = \frac{1}{2} k_n' \frac{W}{L} v_{OV}^2$$

and 4.32, and comment.

(e) Compare your results to those obtained in Exercises 4.30 new value of overall voltage gain  $G_v$  with  $r_o$  taken into account. and the same value of load resistance  $R_L = 15 \text{ k}\Omega$ , evaluate the 100 kΩ, the same value of gate-bias resistance  $R_G = 4.8$  MΩ, (d) For the same value of signal-generator resistance  $R_{\text{sig}}$ 

from 1 V to 0.5 V) while  $V_D$  is kept unchanged. What correthese two exercises. in Exercise 4.30 and shown in Fig. E4.30. Please refer to **D4.80** This problem investigates a redesign of the common-**SECTION 4.7: SINGLE-STAGE MOS AMPLIFIERS** point whose coordinates are  $(V_{OV}, I_D)$ . The slope of this tangent is  $g_m$  at this bias point. Show that this tangent intersects (c) Find A<sub>vo</sub> and R<sub>out</sub> with r<sub>ol</sub> taken into account. sponding values for  $I_D$ ,  $R_D$ ,  $g_m$ , and  $r_o$  apply? (b)  $A_{vo}$  can be doubled by reducing  $V_{OV}$  by a factor of 2, (i.e. (a) The open-circuit voltage gain of the CS amplifier can be source amplifier of Exercise 4.32 whose bias design was done fier output is coupled to a load resistance of 20 kΩ. source with a Thévenin resistance of 0.5 MΩ, and the amplisource amplifier for which  $g_m = 2 \text{ mA/V}$ ,  $r_o = 50 \text{ k}\Omega$ ,  $R_D =$ **4.79** Calculate the overall voltage gain  $G_v$  of a commonthe  $v_{OV}$ -axis at  $V_{OV}/2$  and thus that  $g_m = 2I_D/V_{OV}$ . (i.e.,  $A_{vo} = -15 \text{ V/V}$ ). Verify that this expression yields the results in Exercise 4.32 10 k $\Omega$ , and  $R_G = 10$  M $\Omega$ . The amplifier is fed from a signal  $A_{vo} = -\frac{2(V_{DD} - V_D)}{\ddot{\varphi}}$ 

 $R_{\rm sig} = 100 \text{ k}\Omega$ 

FIGURE P4.77

what do the input resistance and voltage gain become? **4.81** A common-gate amplifier using an n-channel enhancement MOS transistor for which  $g_m = 5$  mA/V has a 5-k $\Omega$  drain resistance ( $R_D$ ) and a 2-k $\Omega$  load resistance ( $R_D$ ). The increase by a factor of 4 while maintaining linear operation, the overall voltage gain  $G_v$ ? If the circuit allows a bias-current tance. What is the input resistance of the amplifier? What is amplifier is driven by a voltage source having a 200-Ω resis-

reduce the voltage gain by a factor of 4? should a resistance  $R_S$  inserted in the source lead have to have an overall voltage gain  $G_v$  of -16 V/V. What value the manner of Fig. 4.43 for which  $g_m = 2 \text{ mA/V}$  is found to 4.82 A CS amplifier using an NMOS transistor biased in

of  $R_S$  is needed to obtain an overall voltage gain of -8 V/V? to be -10 V/V. When  $R_S$  is shorted, but the circuit operation was measured with a resistance  $R_S$  of 1 k $\Omega$  in place and found 4.83 The overall voltage gain of the amplifier of Fig. 4.44(a) remained linear the gain doubled. What must  $g_m$  be? What value

4.84 Careful measurements performed on the source folmust the values of  $g_m$  and  $r_o$  be? is 0.98 V/V. Also, when  $R_L$  is connected and its value is varlower of Fig. 4.46(a) show that the open-circuit voltage gain amplifier remained linear throughout this measurement, what ied, it is found that the gain is halved for  $R_L = 500 \Omega$ . If the

**4.85** The source follower of Fig. 4.46(a) uses a MOSFET gain become when a 1-k $\Omega$  load resistance ( $R_L$ ) is connected? circuit voltage gain  $A_{vo}$  and the output resistance. What will the biased to have  $g_m = 5 \text{ mA/V}$  and  $r_o = 20 \text{ k}\Omega$ . Find the open-

MOSFETs whose bias details are not shown and a 50-Ω fying a high-frequency pulse signal. The circuit utilizes two 4.86 Figure P4.86 shows a scheme for coupling and ampli-




FIGURE P4.86

as a CG amplifier. For proper operation, transistor  $\mathcal{Q}_2$  is tion is known as "proper termination" of the cable and pulses at the drain of  $Q_1$ ? What value of  $R_D$  is required to proin the drain of  $Q_1$ ? What is the amplitude of the voltage resistance is 50  $\Omega$ . What must  $g_{m2}$  be? If  $Q_1$  is biased at the the cable. When the cable is properly terminated, its input ensures that there will be no signal reflection coming back on required to present a  $50-\Omega$  resistance to the cable. This situacoaxial cable. Transistor  $Q_1$  operates as a CS amplifier and  $Q_2$ vide 1-V pulses at the drain of  $Q_2$ ? same point as  $Q_2$ , what is the amplitude of the current pulses

\***D4.87** The MOSFET in the circuit of Fig. P4.87 has  $V_t =$ 1 V,  $k'_nW/L = 0.8 \text{ mA/V}^2$ , and  $V_A = 40 \text{ V}$ .


at the gate is  $10 \text{ M}\Omega$ . (a) Find the values of  $R_S$ ,  $R_D$ , and  $R_G$  so that  $I_D = 0.1$  mA, the swing at the drain of  $\pm 1$  V is possible, and the input resistance largest possible value for  $R_D$  is used while a maximum signal

(b) Find the values of g<sub>m</sub> and r<sub>o</sub> at the bias point.

connected to a load resistance of 40 kΩ, find the voltage gain from signal source to load. signal source having a resistance of 1 MO, and terminal Y is (c) If terminal Z is grounded, terminal X is connected to a

Z with Z open-circuited. What is the output resistance of the (d) If terminal Y is grounded, find the voltage gain from X to source follower?

measured at Y. For simplicity, neglect the effect of  $r_o$ . ing a resistance of  $100 \, k\Omega$ , find the voltage signal that can be current source delivering a signal current of 10 µA and hav-(e) If terminal X is grounded and terminal Z is connected to a




**FIGURE P4.87** 

open-circuit voltage gain and the output resistance. cuit of Fig. P4.88(a) has  $g_m = 5$  mA/V and a large  $r_o$ . Find the \*4.88 (a) The NMOS transistor in the source-follower cir-

value of  $C_{C1}$  must be chosen to place the corresponding





- (b) The NMOS transistor in the common-gate amplifier of Fig. P4.88(b) has  $g_m = 5$  mA/V and a large  $r_o$ . Find the input resistance and the voltage gain.
- (c) If the output of the source follower in (a) is connected to the input of the common-gate amplifier in (b), use the results of (a) and (b) to obtain the overall voltage gain  $v_o/v_i$ .
- \*4.89 In this problem we investigate the large-signal operation of the source follower of Fig. 4.46(a). Specifically, consider the situation when negative input signals are applied. Let the negative signal voltage at the output be -V. The current in  $R_L$  will flow away from ground and will have a value of  $VR_L$ . This current will subtract from the bias current I, resulting in a transistor current of  $(I VR_L)$ . One can use this current value to determine  $v_{GS}$ . Now the signal at the transistor source terminal will be -V, superimposed on the de voltage, which is  $-V_{GS}$  (corresponding to a drain current of I). We can thus find the signal voltage at the gate  $v_L$ , For the circuit analyzed in Exercise 4.34, find  $v_L$  for  $v_L = -1$  V, -5 V, -6 V, and -7 V. At each point find the voltage gain  $v_L/v_L$  and compare to the small-signal value found in Exercise 4.34. What is the largest possible negative-output signal?

## SECTION 4.8: THE MOSFET INTERNAL CAPACITANCES AND HIGH-FREQUENCY MODEL

- **4.90** Refer to the MOSFET high-frequency model in Fig. 4.47(a). Evaluate the model parameters for an NMOS transistor operating at  $I_D = 100 \, \mu A$ ,  $V_{SB} = 1 \, V$ , and  $V_{DS} = 1.5 \, V$ . The MOSFET has  $W = 20 \, \mu m$ ,  $L = 1 \, \mu m$ ,  $I_{ca} = 8 \, mm$ ,  $\mu_n = 450 \, \text{cm}^2 \text{V}_{S}$ ,  $\gamma = 0.5 \, \text{V}^{1/2}$ ,  $2\phi_p = 0.65 \, \text{V}$ ,  $\lambda = 0.05 \, \text{V}^{-1}$ ,  $V_0 = 0.7 \, \text{V}$ ,  $C_{ab0} = C_{ab0} = 1.5 \, \text{ff}$ , and  $L_{cm} = 0.05 \, \mu m$ . (Recall that  $g_{mb} = \chi g_{mv}$  where  $\chi = \gamma / (2 \, \sqrt{2} \, \phi_p + V_{SB})$ .)
- **4.91** Find  $f_T$  for a MOSFET operating at  $I_D=100~\mu{\rm A}$  and  $V_{OV}=0.25~{\rm V}$ . The MOSFET has  $C_{gs}=20$  fF and  $C_{gd}=5$  fF.

- FIGURE P4.88
- **4.92** Starting from the definition of  $f_T$  for a MOSFET,

$$f_T = \frac{g_m}{2\pi (C_{gs} + C_{gd})}$$

and making the approximation that  $C_{gs} \gg C_{gd}$  and that the overlap component of  $C_{gs}$  is negligibly small, show that

$$f_T \simeq \frac{1.5}{\pi L} \sqrt{\frac{\mu_n I_D}{2C_{ox}WL}}$$

Thus note that to obtain a high  $f_T$  from a given device it must be operated at a high current. Also note that faster operation is obtained from smaller devices.

**4.93** Starting from the expression for the MOSFET unity-gain frequency,

$$f_T = \frac{\delta m}{2\pi (C_{gs} + C_{gd})}$$

and making the approximation that  $C_{gs} \gg C_{gd}$  and that the overlap component of  $C_{gs}$  is negligibly small, show that for an n-channel device

$$f_T = \frac{3\mu_n V_{OV}}{4\pi L^2}$$

Observe that for a given device,  $f_T$  can be increased by operating the MOSFET at a higher overdrive voltage. Evaluate  $f_T$  for devices with  $L = 1.0 \mu m$  operated at overdrive voltages of 0.25 V and 0.5 V. Use  $\mu_n = 450 \text{ cm}^2/\text{Vs}$ .

## SECTION 4.9: FREQUENCY RESPONSE OF THE CS AMPLIFIER

**4.94** In a particular MOSFET amplifier for which the midband voltage gain between gate and drain is -27 V/V, the NMOS transistor has  $C_{gs} = 0.3 \text{ pF}$  and  $C_{gd} = 0.1 \text{ pF}$ . What input capacitance would you expect? For what range of

signal-source resistances can you expect the 3-dB frequency to exceed 10 MHz? Neglect the effect of  $R_G$ .

 $\mathbb{D}4.95$  In a FET amplifier, such as that in Fig. 4.49(a), the resistance of the source  $R_{sig} = 100$  kG, amplifier input resistance (which is due to the biasing network)  $R_{in} = 100$  kG,  $C_{gs} = 1$  pFi.  $C_{gsl} = 0.2$  pFi.  $g_{in} = 3$  mAV,  $r_o = 50$  kG,  $R_o = 8$  kG, and  $R_L = 10$  kG. Determine the expected 3-dB cutoff frequency  $f_H$  and the midband gain. In evaluating ways to double  $f_{fi}$ , a designer considers the alternatives of changing either  $R_{cut}$  or  $R_{in}$ . To raise  $f_H$  as described, what separate change in each would be required? What midband voltage gain results in each case?

break frequency at 10 Hz? What value would you choose if available capacitors are specified to only one significant digit and the break frequency is not to exceed 10 Hz? What is the break frequency,  $f_{\rm Pl}$ , obtained with your choice? If a designer wishes to lower this by raising  $R_G$ , what is the most that he or she can expect if available resistors are limited to

10 times those now used?

**4.96** A discrete MOSFET common-source amplifier has  $R_{\rm m} = 2$  M $\Omega$ ,  $g_{\rm m} = 4$  mAV,  $r_{\rm p} = 10$  k $\Omega$ ,  $R_{\rm D} = 10$  k $\Omega$ ,  $C_{\rm gr} = 2$  pF, and  $C_{\rm gd} = 0.5$  pF. The amplifier is fed from a voltage source with an internal resistance of 500 k $\Omega$  and is connected to a 10-k $\Omega$  load. Find:

**Q4.99** The amplifier in Fig. P4.99 is biased to operate at  $I_D = 1$  mA and  $g_m = 1$  mA/V. Neglecting  $r_o$ , find the midband gain. Find the value of  $C_S$  that places  $f_L$  at 10 Hz.

- (a) the overall midband gain  $A_M$
- (b) the upper 3-dB frequency  $f_H$
- **4.97** The analysis of the high-frequency response of the common-source amplifier, presented in the text, is based on the assumption that the resistance of the signal source,  $R_{\rm sig}$  is large and, thus, that its interaction with the input capacitance  $C_{\rm in}$  produces the "dominant pole" that determines the upper 3-dB frequency  $f_B$ . There are situations, however, when the CS amplifier is fed with a very low  $R_{\rm sig}$ . To investigate the high-frequency response of the amplifier in such a case, Fig. P4.97 shows the equivalent circuit when the CS amplifier is fed with an ideal voltage source  $V_{\rm sig}$  having  $R_{\rm sig} = 0$ . Note that  $C_L$  denotes the total capacitance at the output node. By writing a node equation at the output, show that the transfer function  $V_{\sigma}/V_{\rm sig}$  is given by

$$\frac{V_o}{V_{\rm sig}} = -g_m R'_L \frac{1 - s(C_{gd}/g_m)}{1 + s(C_L + C_{gd})R'_L}$$

Af frequencies  $\omega \ll (g_m/C_{gd})$ , the s term in the numerator can be neglected. In such case, what is the upper 3-dB frequency resulting? Compute the values of  $A_M$  and  $f_B$  for the case:  $C_{gd} = 0.5$  pF,  $C_L = 2$  pF,  $C_m = 4$  mA/V, and  $K_L = 5$  k $\Omega$ .

**104.98** Consider the common-source amplifier of Fig. 4.49(a). For a situation in which  $R_{\text{sig}} = 1 \text{ M}\Omega$  and  $R_G = 1 \text{ M}\Omega$ , what

 $R_{D} = 10 \text{ k}\Omega$   $R_{D} = 10 \text{ k}\Omega$   $R_{D} = 10 \text{ k}\Omega$ 

## FIGURE P4.99

**4.100** Consider the amplifier of Fig. 4.49(a), Let  $R_D = 15$  kQ,  $r_0 = 150$  kQ, and  $R_1 = 10$  kQ. Find the value of  $C_{C2}$ , specified to one significant digit, to ensure that the associated break frequency is at, or below, 10 Hz. If a higherpower design results in doubling  $I_D$ , with both  $R_D$  and  $r_D$  reduced by a factor of 2, what does the corner frequency (due to  $C_{C2}$ ) become? For increasingly higher-power designs, what is the highest corner frequency that can be associated with  $C_{C2}$ :

**4.101** The NMOS transistor in the discrete CS amplifier circuit of Fig. P4.101 is biased to have  $g_m = 1$  mA/V. Find  $A_{Mr}, f_{P1}, f_{P2}, f_{P3}$ , and  $f_L$ .

