# EE 321 Analog Electronics, Fall 2010 Exam 3 November 17, 2010 

Rules: This is a closed-book exam. You may use one small note card previously prepared and the attached formula sheet. The exam will last 50 minutes. Each problem counts equally toward your grade. IMPORTANT: Use symbolic math or loose points: name the resistors and voltages using the usual terminology and only insert numerical values at the end.

1. NPN Single-stage amplifier. For this circuit give the three terminal voltages and the three terminal currents. Assume $\beta=100$. Draw a small-signal model. What is the gain $A_{v o}$ ? If a signal, $v_{\text {sig }}$, with output resistance $1 \mathrm{k} \Omega$ is attached to the input and a $10 \mathrm{k} \Omega$ resistor is attached to the output, what is the overall gain, $v_{o} / v_{\text {sig }}$ ?


Terminal voltages and currents:
It is easy to see that $V_{E}=0$ and $V_{B}=V_{B E}=0.7 \mathrm{~V}$.

$$
I_{B}=\frac{V_{C C}-V_{B E}}{R_{B}}=\frac{15-0.7}{1.5}=9.5 \mu \mathrm{~A}
$$

Then, assuming active mode, $I_{C}=\beta I_{B}=0.95 \mathrm{~mA}$ and $I_{E}=0.96 \mathrm{~mA} . V_{C}=V_{C C}-I_{C} R_{C}=$ $15-8 \times 0.96=7.37 \mathrm{~V}$.
Small-signal model:


Including the signal generator and load resistor.
Open-circuit gain $A_{v o}$ :

$$
A_{v o}=-g_{m} R_{c}=-0.0384 \times 8 \times 10^{3}=-307
$$

where $g_{m}=\frac{I_{C}}{V_{T}}=\frac{0.96}{25}=0.0384 \Omega^{-1}$
Gain, $G_{v}$ :

$$
G_{v}=-\frac{R_{B} \| r_{\pi}}{R_{\mathrm{sig}}+R_{B} \| r_{\pi}} g_{m}\left(R_{C} \| R_{L}\right)
$$

where $r_{\pi}=\frac{\beta}{g_{m}}=\frac{100}{0.0384}=2.6 \mathrm{k} \Omega$, and $R_{B} \| r_{\pi}=2.6 \mathrm{k} \Omega$. Then

$$
G_{v}=-\frac{2.6}{1+2.6} \times 0.0384 \times(8 \| 10) \times 10^{3}=123
$$

2. PNP single-stage amplifier. For this circuit give the three terminal voltages and the three terminal currents. Assume $\beta=100$. What is the gain $A_{v o}$ ? If a signal, $v_{\text {sig }}$, with output resistance $1 \mathrm{k} \Omega$ is attached to the input, and the output is open, what is the overall voltage gain, $v_{o} / v_{\text {sig }}$ ? Use quick approximations for both gain and input resistance or you will run out of time.


The current into the base is small compared to the current in the base biase voltage divider so we ignore the base current and get

$$
V_{B}=V_{C C} \frac{R_{2}}{R_{1}+R_{2}}=15 \times \frac{13}{2+13}=13 \mathrm{~V}
$$

Then $V_{E}=V_{B}+V_{E B}=13+0.7=13.7 \mathrm{~V}$. Then

$$
I_{E}=\frac{V_{C C}-V_{E}}{R_{E}}=\frac{15-13.7}{1}=1.3 \mathrm{~mA}
$$

Then $I_{B}=\frac{I_{E}}{\beta+1}=\frac{1.3}{101}=13 \mu \mathrm{~A}$ and $I_{C}=\alpha \frac{I_{E}}{=} \frac{100}{101} \times 1.3=1.29 \mathrm{~mA}$, and then

$$
V_{E}=I_{E} R_{E}=1.29 \times 7=9 \mathrm{~V}
$$

The open-circuit gain is

$$
A_{v o}=-\frac{R_{C}}{R_{E}}=-\frac{7}{1}=-7
$$

The overall gain is $A_{v o}$ multiplied by the voltage division between the input and signal resistance. The input resistance is roughly equal to the smallest base bias resistors, $R_{\text {in }}=$ $2 \mathrm{k} \Omega$. Then

$$
G_{v o}=A_{v o} \frac{R_{\mathrm{in}}}{R_{\mathrm{sig}}+R_{\mathrm{in}}}=-7 \times \frac{2}{1+2}=-4.7
$$

3. Biasing. Derive the expressions for $I_{C}$ and for $I_{E}$ for this circuit. What makes this a better circuit for obtaining a particular value of $I_{C}$ than the circuit in question 1?


We see that the current through $R_{C}$ is $I_{E}$ and can wirte

$$
\begin{gathered}
V_{C C}=I_{E} R_{C}+\frac{I_{E}}{\beta+1} R_{B}+V_{B E} \\
I_{E}=\frac{V_{C C}-V_{B E}}{R_{C}+\frac{R_{B}}{\beta+1}}
\end{gathered}
$$

and

$$
I_{C}=\alpha I_{E}=\alpha \frac{V_{C C}-V_{B E}}{R_{C}+\frac{R_{B}}{\beta+1}}
$$

The circuit is better at biasing $I_{C}$ and $I_{E}$, because there is a weaker dependence on both $V_{B E}$ and $\beta$ than the circuit in question 1 . The circuit in question 1 has a linear dependence on $\beta$.
4. DC analysis. For these circuits give the three terminal voltages and the three terminal currents, and state the operating mode. Assume $\beta=100$ for all.


For the first circuit it is is active mode because the bias cannot be at a lower voltage than the collector. We have $V_{C}=0 \mathrm{~V}$, and

$$
\begin{gathered}
I_{B} R_{B}+V_{E B}+(\beta+1) I_{B} R_{E}=V_{E E} \\
I_{B}=\frac{V_{E E}-V_{E B}}{R_{B}+(\beta+1) R_{E}}=\frac{15-0.7}{100+101}=71 \mu \mathrm{~A} \\
I_{E}=(\beta+1) I_{B}=101 \times 0.071=7.2 \mathrm{~mA} \\
I_{C}=\beta I_{B}=7.1 \mathrm{~mA} \\
V_{B}=I_{B} R_{B}=100 \times 0.071=7.1 \mathrm{~V} \\
V_{E}=V_{B}+V_{E B}=7.1+0.7=7.8 \mathrm{~V}
\end{gathered}
$$

For the second circuit we can see that it is in cutoff mode. No current is flowing through the transistor and thus $I_{B}=I_{C}=I_{E}=0$ and $V_{B}=V_{E}=V_{E E}=15 \mathrm{~V} . V_{C}=0 \mathrm{~V}$.
For the third circuit we have $V_{B}=0 \mathrm{~V}$ and $V_{E}=-0.7 \mathrm{~V}$, and thus

$$
I_{E}=\frac{V_{E}-V_{E E}}{R_{E}}=\frac{-0.7+15}{1}=14.3 \mathrm{~mA}
$$

it looks like the circuit is in saturation mode because of the very large ratio of $R_{C}$ and $R_{E}$. In that case $V_{C}=V_{E}+V_{\text {CEsat }}=-0.7+0.2=-0.5 \mathrm{~V}$, and then

$$
I_{C}=\frac{V_{C C}-V_{C}}{R_{C}}=\frac{15+0.5}{100}=0.16 \mathrm{~mA}
$$

The large difference between $I_{C}$ and $I_{E}$ confirms saturation mode.

