
eCircuit Center

About SPICE | SPICE Basics | Running SPICE | CIRCUIT COLLECTION | SPICE Commands | SPICE Demos and Downloads About Us | Contact Us | Home



resistor values, the smaller the errors. However, certain design goals, like low power, may force high resistor values. As usual, the end result is a compromise between competing design parameters.

CIRCUIT INSIGHT Run a simulation of OP_IBIAS.CIR. To look at the effect of Ib+ only, set the current sources to IBPOS = **100 nA** and IBNEG = **0 nA**. With R1 = 10k, R2 = 10 k and R3 = 10k, you'd expect to see an output error of 100 nA \cdot 10 k \cdot (10k/10k + 1) = +2 mV at V(4). Next, let's look at Ib- only. Set IBPOS = **0 nA** and **IBNEG = 100 nA**. In this case you'd expect to see an output error of - 10k \cdot 100 nA = -1 mV.

Try scaling the resistors up and down to values like 100k or 1k. Run a new simulation. Do the errors scale along with the resistors? Also, notice that the errors for Ib+ and Ib- are opposite polarity! Maybe we can use this fact to make the errors from both currents cancel each other.

INPUT BIAS CANCELLATION

Currents Ib+ and Ib- create errors of opposite polarity. The question now is this: can we choose a magical value of R3 to force the errors caused by both bias currents to cancel each other? First, let's describe our goal mathematically. We would like the errors from both sources to be equal and opposite to one another. To do so, just take the two error equations above and set them equal to each other. Also, assume that the bias currents are equal Ib+ = Ib- = Ib.

 $Ib\cdot R3\cdot (\ R2\,/\,R1\,+\,1\,)\,=Ib\cdot R2$

Next, solve for R3 in terms of R1 and R2.

$$R3 = (R2 \cdot R1) / (R1 + R2) = R1 || R2$$

The solution is clear, choose R3 equal to the parallel combo of R1 and R2, and the bias current errors will cancel!

HANDS-ON DESIGN Set both IBPOS and IBNEG equal to 100nA. With R1=10k and R2=10k set R3 equal to R1 \parallel R2 = 5k. Run a simulation of OP_IBIAS.CIR. Did your new choice of R3 reduce the output error at V(4) to 0V?

INPUT OFFSET CURRENT

Not to burst your bubble, but a clever choice of R3 doesn't mean all of the error is gone. In reality, the input currents are not exactly matched. They could differ by 10% or more. To see the effect of this offset, set IBPOS = 100nA and IBNEG = 90 nA. Run a simulation. How much residual error has popped up at V(4) due to the input offset current?

INPUT OFFSET CURRENT ADJUSTMENT

The output error due to the offset current may be too big for your application. So how do you get rid of it? You can plum in another voltage to cancel out the remaining error. Using a potentiometer VPOT and a resistor connected to the opamp's negative input does the trick. Check out this circuit from Opamp Input Offset Voltage.

BIAS CURRENT DRIFT

Bias currents will drift as temperature changes. You have no control over this. But, knowing your overall error budget, you can select an opamp with a low enough bias current for the intended temperature range.

INPUT OFFSET VOLTAGE

Input bias current is not the only undesirable characteristic of the opamp's input. A number of unbalances in the opamp's internal transistors and resistors create an input offset voltage. You can predict the error at you circuit's output and adjust it to 0V if needed. (See Opamp Input Offset Voltage) SPICE FILE Download the file or copy this netlist into a text file with the *.cir extention. OP_IBIAS.CIR - OPAMP INPUT BIAS CURRENT * AMPLIFIER CIRCUIT R1 0 2 10K 2
 R2
 2
 4

 R3
 3
 0

 XOP1
 3
 2
 4
10K 10K OPAMP1 * * OPAMP INPUT BIAS CURRENT IBPOS 0 3 DC IBNEG 0 2 DC 100NA 100NA * *
 * OFFSET ADJUSTMENT
 * POTENTIOMETER DIVIDER - VPOT
 *VPOT 10 0 PWL(0MS -0.2V 10MS 0.2V)
 *R4 10 2 1MEG * * OPAMP MACRO-MODEL, SINGLE-POLE * connections: non-inverting input * | inverting input * | output * URL OPAMP1 1 2 6 * INPUT IMPEDANCE RIN 1 2 10MEG * CALN EW DODUNG = 10MEG
 RIN
 1
 2
 10MEG

 * GAIN BW PRODUCT = 10MHZ
 *
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 >
 <t * OUTPUT BUFFER AND RESISTANCE EBUFFER 5 0 4 0 1 ROUT 5 6 10 .ENDS * ANALYSIS .TRAN 0.1MS 10MS * VIEW RESULTS .PRINT TRAN V(4) .PROBE . END top © 2002 eCircuit Center