


Opamp Input Bias Current

CIRCUIT



OP_IBIAS.CIR

[Download the SPICE file](#)

One of the golden rules of opamp analysis says this: no current flows into either input terminal. This concept is key for analyzing an amplifier's signal gain. However, in reality, a small current flows into both inputs to bias the input transistors. Unfortunately, this bias current gets converted into a voltage by the circuit's local resistors and amplified right along with the signal. The result is an output error in your circuit. What can you do about it? A clever choice of resistor values can help you cancel most of the output error. The remaining error can be adjusted to zero if necessary.

INPUT BIAS CURRENT

Depending on the type of input transistor, the bias current can flow in or out of the input terminals. The input current is modeled as current sources, I_{b+} and I_{b-} , in parallel with the positive and negative input terminals. How big is this current? The magnitudes can range from μA down to pA . Generally speaking, JFET or CMOS opamps have smaller bias currents than BJT types. Although I_{b+} and I_{b-} are similar in magnitude, there not exactly the same. This difference, called the *input offset current*, is described by $I_{\text{boff}} = I_{b+} - I_{b-}$.

AMPLIFIER WITH BIAS CURRENT

Is the circuit shown above an inverting or non-inverting amplifier? The answer is *yes, both!* With the input signal source set to 0 V (shorted), the inverting and non-inverting amplifiers look the same. What kind of undesirable voltage does the bias current create in your circuit?

Effect of I_{b+} on V_o

$$V_o = I_{b+} \cdot R_3 \cdot (R_2 / R_1 + 1)$$

This is easy to understand. I_{b+} flowing into R_3 produces a voltage at the + input. Treating it like any other voltage at this terminal, the opamp amplifies it according to the non-inverting gain equation.

Effect of I_{b-} on V_o

$$V_o = - (I_{b-} \cdot R_2)$$

Just like the transimpedance (current-to-voltage) amplifier, the output voltage is simply the input current times the feedback resistor.

What are the equations above telling us about resistor choice? For a given opamp, **the smaller the**

resistor values, the smaller the errors. However, certain design goals, like low power, may force high resistor values. As usual, the end result is a compromise between competing design parameters.

CIRCUIT INSIGHT Run a simulation of OP_IBIAS.CIR. To look at the effect of I_{b+} only, set the current sources to $IBPOS = 100 \text{ nA}$ and $IBNEG = 0 \text{ nA}$. With $R1 = 10\text{k}$, $R2 = 10 \text{ k}$ and $R3 = 10\text{k}$, you'd expect to see an output error of $100 \text{ nA} \cdot 10 \text{ k} \cdot (10\text{k}/10\text{k} + 1) = +2 \text{ mV}$ at V(4). Next, let's look at I_{b-} only. Set $IBPOS = 0 \text{ nA}$ and $IBNEG = 100 \text{ nA}$. In this case you'd expect to see an output error of $-10\text{k} \cdot 100 \text{ nA} = -1 \text{ mV}$.

Try scaling the resistors up and down to values like 100k or 1k. Run a new simulation. Do the errors scale along with the resistors? Also, notice that the errors for I_{b+} and I_{b-} are opposite polarity! Maybe we can use this fact to make the errors from both currents cancel each other.

INPUT BIAS CANCELLATION

Currents I_{b+} and I_{b-} create errors of opposite polarity. The question now is this: can we choose a magical value of $R3$ to force the errors caused by both bias currents to cancel each other? First, let's describe our goal mathematically. We would like the errors from both sources to be equal and opposite to one another. To do so, just take the two error equations above and set them equal to each other. Also, assume that the bias currents are equal $I_{b+} = I_{b-} = I_b$.

$$I_b \cdot R3 \cdot (R2 / R1 + 1) = I_b \cdot R2$$

Next, solve for $R3$ in terms of $R1$ and $R2$.

$$R3 = (R2 \cdot R1) / (R1 + R2) = R1 \parallel R2$$

The solution is clear, choose $R3$ equal to the parallel combo of $R1$ and $R2$, and the bias current errors will cancel!

HANDS-ON DESIGN Set both $IBPOS$ and $IBNEG$ equal to 100nA. With $R1=10\text{k}$ and $R2=10\text{k}$ set $R3$ equal to $R1 \parallel R2 = 5\text{k}$. Run a simulation of OP_IBIAS.CIR. Did your new choice of $R3$ reduce the output error at V(4) to 0V?

INPUT OFFSET CURRENT

Not to burst your bubble, but a clever choice of $R3$ doesn't mean all of the error is gone. In reality, the input currents are not exactly matched. They could differ by 10% or more. To see the effect of this offset, set $IBPOS = 100\text{nA}$ and $IBNEG = 90 \text{ nA}$. Run a simulation. How much residual error has popped up at V(4) due to the input offset current?

INPUT OFFSET CURRENT ADJUSTMENT

The output error due to the offset current may be too big for your application. So how do you get rid of it? You can plumb in another voltage to cancel out the remaining error. Using a potentiometer VPOT and a resistor connected to the opamp's negative input does the trick. Check out this circuit from [Opamp Input Offset Voltage](#).

BIAS CURRENT DRIFT

Bias currents will drift as temperature changes. You have no control over this. But, knowing your overall error budget, you can select an opamp with a low enough bias current for the intended temperature range.

INPUT OFFSET VOLTAGE

Input bias current is not the only undesirable characteristic of the opamp's input. A number of unbalances in the opamp's internal transistors and resistors create an input offset voltage. You can predict the error at you circuit's output and adjust it to 0V if needed. (See [Opamp Input Offset Voltage](#))

SPIICE FILE

[Download the file](#) or copy this netlist into a text file with the *.cir extension.

```

OP_IBIAS.CIR - OPAMP INPUT BIAS CURRENT
*
* AMPLIFIER CIRCUIT
*
R1      0      2      10K
R2      2      4      10K
R3      3      0      10K
XOP1    3 2      4      OPAMP1
*
* OPAMP INPUT BIAS CURRENT
IBPOS   0      3      DC      100NA
IBNEG   0      2      DC      100NA
*
*
* OFFSET ADJUSTMENT
* POTENTIOMETER DIVIDER - VPOT
*VPOT   10      0      PWL(0MS -0.2V 10MS 0.2V)
*R4     10      2      1MEG
*
*
* OPAMP MACRO-MODEL, SINGLE-POLE
* connections:      non-inverting input
*                   | inverting input
*                   | | output
*                   | | |
.SUBCKT OPAMP1      1 2 6
* INPUT IMPEDANCE
RIN      1      2      10MEG
* GAIN BW PRODUCT = 10MHZ
* DC GAIN (100K) AND POLE 1 (100HZ)
EGAIN    3 0      1 2      100K
RP1      3      4      1K
CP1      4      0      1.5915UF
* OUTPUT BUFFER AND RESISTANCE
EBUFFER  5 0      4 0      1
ROUT     5      6      10
.ENDS
*
* ANALYSIS
.TRAN    0.1MS 10MS
* VIEW RESULTS
.PRINT   TRAN    V(4)
.PROBE
.END

```

[top](#)

© 2002 eCircuit Center