

# Lab 10: Build a Computer

November 10, 2009

## Contents

<b>1 Prelab</b>	<b>3</b>
<b>2 Lab</b>	<b>3</b>
<b>3 Supplementary Material</b>	<b>4</b>
3.1 Quartus . . . . .	4
3.1.1 Graphical Design . . . . .	4

A conceptual block diagram of a simple computer is shown in Figure 1. In previous labs you have already designed the Addr\_Mux, the ALU, the control unit and the required registers. In this lab you will put all the components together to build a computer. The only missing block is the memory block which you can find here. You will also need the mem\_init.v in which you are going to insert your program code. You are going to use graphical design to implement the computer as shown in Figure 1. Instructions on how to do that is provided in the prelab section 1.




Figure 1: Simple Computer

## 1 Prelab

- Using the instruction set provided in the Appendix 3.1.1, write a computer program to generate running lights. One way to accomplish this is to start with an 8-bit number 0000 0001 (where the one represents the LED that would be off). Then left shift that number once you have reached the end, jump back to the beginning of the program. Figure 2 shows the expected output at different time steps.




Figure 2: The sequence at which the LEDs turn on or off. The empty rectangles with black border represent and LED in the off state.

- Using the graphical method as shown in Section 3, design and build the entire computer.

## 2 Lab

- Enter your running light program in to the mem\_init.v file.
- Simulate the computer you have created in the prelab.
- Run your code on the Altera board.

## 3 Supplementary Material

### 3.1 Quartus

#### 3.1.1 Graphical Design

1. Start a new project and include the mem\_block.v.
2. Open the mem\_block.v file and select **File > Create/Update > Create Symbol Files for Current File**. This creates a memory block as shown below.




Figure 3: Memory block symbol

3. Open a block diagram file by **File > New > Design Files > Block Diagram/Schematic file** Input and output pins are located under **primitives/pin**. That creates a \*.bdf file.
4. Right click in the main window and select **Insert > Symbol**.
5. Under you project directory select the mem.block you just created.
6. Keep adding the files that you have created in previous lab for remaining components of the computer. Each time create a Symbol file and added it to the your main \*.bdf file.
7. For the address mux and the reset constant you can use already existing block in Quartus. You can do that by **Insert > Symbol**, select **../quartus/libraries/**, then select **lpm\_mux** and/or **lpm\_constant** which are located under **megafunctions/gates**. Input and output pins are located under **primitives/pin**.
8. Once you are done start connecting the blocks as shown in Figure 1.

## Appendix

Table 1: Computer Instructions

	<b>Mnemonic</b>	<b>Operation</b>
0	nop (no operation)	Do nothing
1	LDA <i>addr</i> (load ACCA from memory)	Loads ACCA with the value in memory at address <i>addr</i> . C stays the same, Z changes
2	LDA IMM <i>#num</i> (load ACCA with an immediate)	Loads ACCA with <i>num</i> , the value in memory at the address immediately following the LDA <i>#num</i> command. C stays the same, Z changes
3	STA <i>addr</i> (store ACCA in memory)	Stores the value in ACCA at memory address <i>addr</i> . C stays the same, Z changes
4	ADD <i>addr</i> (add ACCA and value in memory)	Adds the value in memory location <i>addr</i> to the value in ACCA and saves the result in ACCA. C and Z change
5	SUB <i>addr</i> (subtract value in memory from ACCA)	Subtracts the value in memory location <i>addr</i> from the value in ACCA and saves the result in ACCA. C and Z change
6	AND <i>addr</i> (logical AND of ACCA and value in memory)	Perform a logical AND of the value in memory location <i>addr</i> with the value in ACCA. Save the result in ACCA. C stays the same, Z changes
7	OR <i>addr</i> (logical OR of ACCA and value in memory)	Perform a logical OR of the value in memory location <i>addr</i> with the value in ACCA. Save the result in ACCA. C stays the same, Z changes
8	CP <i>addr</i> (Compares ACCA to the value in <i>addr</i> )	Compare ACCA to value in <i>addr</i> . This is done by subtracting the value in <i>addr</i> from ACCA. ACCA does not change. C and Z change
9	COM (Complement ACCA)	Replace the value in ACCA with its one's complement. C is set to 1 and Z changes
A	INCA (INCA ACCA)	Increment value in ACCA. C stays the same and Z changes
B	LSL (logical shift left ACCA)	Logical shift left of ACCA. C and Z change
C	LSR (logical shift right ACCA)	Logical shift right of ACCA. C and Z change
D	ASR (Arithmetic shift right ACCA)	Arithmetic shift right of ACCA. C and Z change
E	JMP <i>addr</i> (jump)	Jumps to the instruction stored in address <i>addr</i> . The PC is replaced with <i>addr</i> . C and Z stay the same
F	JCS <i>addr</i> (jump if carry set)	Jumps to the instruction stored in address <i>addr</i> if C=1. If C is not set, continue with next instruction. C and Z stay the same

---

10	JCC <i>addr</i> (jump if carry not set)	Jumps to the instruction stored in address <i>addr</i> if <i>C</i> =0. If <i>C</i> is set, continue with next instruction. <i>C</i> and <i>Z</i> stay the same
11	JEQ <i>addr</i> (jump if Z set)	Jumps to the instruction stored in address <i>addr</i> if <i>Z</i> =1. If <i>Z</i> is not set, continue with next instruction. <i>C</i> and <i>Z</i> stay the same