- AS12 Assembler Directives
- A Summary of 9S12 pnstructions
- Disassembly of 9S12 op codes
- Huang Section 1.8, Chapter 2
- MC9S12 V1.5 Core User Guide Version 1.2, Section 12
 - A labels is a name assigned the address of the location counter where ithe label is defined
 - \circ Use of {\tt dc} and {\tt ds} directives
 - A summary of 9S12 instruction
 - How to tell which branch instruction to use

HC12 Assembly Language Programming Programming Model Addressing Modes Assembler Directives HC12 Instructions Flow Charts

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (HCS12 Core Users Guide, Sections 4.3.1, 4.3.2, and 4.3.3).

• Load and Store—load copy of memory contents into a register; store copy of register contents into memory.

LDAA \$2000	; Copy contents of address \$2000 into A
STD 0,X	; Copy contents of D to address X and X+1

• Transfer — copy contents of one register to another. TBA ; Copy B to A TFR X,Y ; Copy X to Y

• Exhange — exchange contents of two registers. XGDX · Exchange contents of D and X

AUDA	, Exchange contents of D and X
EXG A,B	; Exchange contents of A and B

• Move — copy contents of one memory location to another. MOVB \$2000,\$20A0 ; Copy byte at \$2000 to \$20A0 MOVW 2,X+,2,Y+ ; Copy two bytes from address held ; in X to address held in Y ; Add 2 to X and Y

2. Arithmetic Instructions — addition, subtraction, multiplication, divison (HCS12 Core Users Guide, Sections 4.3.4, 4.3.6 and 4.3.10).

ABA ; Add B to A; results in A

SUBD \$20A1	; Subtract contents of \$20A1 from D
INX	; Increment X by 1
MUL	; Multiply A by B; results in D

3. Logic and Bit Instructions — perform logical operations (HCS12 Core Users Guide, Sections 4.3.8, 4.3.9, 4.3.11 and 4.3.12).

Logic Instructions	
ANDA \$2000	; Logical AND of A with contents of \$2000
NEG -2,X	; Negate (2's comp) contents of address (X-2)
LSLA	; Logical shift left A by 1
• Bit manipulate and	test instructions-work with one bit of a register
or memory.	
BITA #\$08	; Check to see if Bit 3 of A is set
BSET \$0002,#\$18	; Set bits 3 and 4 of address \$002

4. Data test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (HCS12 Core Users Guide, Section 4.3.7).

TSTA	; (A)-0 set flags accordingly
CPX #\$8000	; (X) - \$8000 set flags accordingly

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (HCS12 Core Users Guide, Sections 4.3.17 and 4.3.18).

JMP L1	; Start executing code at address label L1
BEQ L2	; If Z bit set, go to label L2
DBNE X,L3	; Decrement X; if X not 0 then goto L3
BRCLR \$1A,#\$80,L4	; If bit 7 of addr \$1A clear, go to label L4

6. Function Call and Interrupt Instructions — initiate or terminate a subroutine; initiate or terminate and interrupt call (HCS12 Core Users Guide, Sections 4.3.18, 4.3.19).

• Subroutine i	nstructions:
JSR sub1	; Jump to subroutine sub1
RTS	; Return from subroutine
• Interrupt ins	tructions
SWI	; Initiate software interrupt
RTI	· Return from interrunt

7. Load Effective Address Instructions — Put effective address into X, Y or SP (HCS12 Core Users Guide, Section 4.3.22).

LEAX 5,Y ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (HCS12 Core Users Guide, Section 4.3.23).

ANDCC #\$f0	; Clear N, Z, C and V bits of CCR
SEV	; Set V bit of CCR

9. Stacking Instructions—push data onto and pull data off of stack (HCS12 Core Users Guide, Section 4.3.21).

PSHA	; Push contents of A onto stack
PULX	; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put HC12 into low power mode (HCS12 Core Users Guide, Section 4.3.24).

STOP	; Put into lowest power mode
WAI	; Put into low power mode until next interrupt

11. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (HCS12 Core Users Guide, Sections 4.3.5, 4.3.13, 4.3.14, 4.3.15, 4.3.16).

Branch if A > B

Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0, so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0, so 0xFF < 0x00

Using unsigned numbers:	BHI (checks C bit of CCR)
Using signed numbers:	BGT (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit For signed numbers, use branch instructions which check V bit Will the branch be taken?

LDAA #\$FF	LDAA #\$FF
CMPA #\$0	CMPA #\$0
BLO label1	BLT label2
LDX #\$C000	LDX #\$C000
CPX #\$8000	CPX #\$8000
BGT label3	RHI lahel4

Disassembly of an HC12 Program

• It is sometimes useful to be able to convert HC12 op codes into mnemonics.

• For example, consider the hex code:

ADDR DATA

1000 C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

• To determine the instructions, use Table 4.5 of the HCS12 Core Users Guide.

- If the first byte of the instruction is anything other than \$18, use Sheet 1 of 2 (Page 97). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.

– If the first byte is \$18, use Sheet 2 of 2 (Page 98), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.

– Indexed addressing mode is fairly complicated to disassemble. You need to use Table 4.8 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offest, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.

- Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table 4.6 to determine whether it is TFR or an EXG, and to determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.

- Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table

4.7. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.

• Use up all the bytes for one instruction, then go on to the next instruction.

C6 05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	=> LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing
		mode. Operand $01 \Rightarrow 1, X$, a 5b constant
		offset which uses only one postbyte
18 06	\Rightarrow ABA	two-byte ABA, INH addressing mode
04 35 EE	=> DBNE X,(-18)	three-byte loop instruction
		Postbyte 35 indicates DBNE X, negative
3F	=> SWI	one-byte SWI, INH addressing mode





Core User Guide — \$12CPU15UG V1.2

ETOMOTO .												
MS→	0	1	2	3	4	5	6	7				
	A⇒A	B⇒A	CCR⇒A	TMP3 _L ⇒A	B⇒A	$X_L\!\!\Rightarrow\!\!A$	YL⇒A	SPL⇒A				
	A⇒8	B⇒B	CCR⇒B	тмрз _і ⇒в	B⇒B	XL⇒8	YL⇒B	SPL⇒B				
	A⇒CCR	B⇒CCR	CCR⇒CCR	TMP3L⇒CCR	B⇒CCR	$X_{L}{\Rightarrow}CCR$	$Y_{L}{\Rightarrow}CCR$	SPL⇒CCR				
	sex:A⇒TMP2	sex:B⇒TMP2	sex:CCR⇒TMP2	TMP3⇒TMP2	D⇒TMP2	X⇒TMP2	Y⇒TMP2	SP⇒TMP2				
	sex:A⇒D SEX A,D	sex:B⇒D SEX B,D	sex:CCR⇒D SEX CCR,D	тмРз⇒О	D⇒D	X⇒D	Y⇒D	SP⇒D				
	sex:A⇒X SEX A,X	sex:B⇒X SEX B,X	sex:CCR⇒X SEX CCR,X	тмрз⇒х	D⇒X	X⇒X	Y⇒X	SP⇒X				
	sex:A⇒Y SEX A,Y	sex:B⇒Y SEX B,Y	seicCCR⇒Y SEX CCR,Y	тмрз⇒ү	D⇒Y	X⇒Y	Y⇒Y	SP⇒Y				
	sex:A⇒SP SEX A,SP	sex:B⇒SP SEX B,SP	sex:CCR⇒SP SEX CCR,SP	TMP3⇒8P	D⇒SP	X⇒SP	Y⇒SP	SP⇒SP				
				Exchanges								
MS→	8	9	^	в	с	D	E	F				
	AcaA	B⇔A	CCR⇔A	TMP3 _L ⇒A \$00:A⇒TMP3	B⇒A A⇒B	X _L ⇒A \$00:A⇒X	YL⇒A \$00:A⇒Y	SPL⇒A \$00:A⇒SP				
	A⇔8	8⇔8	CCR⇔B	TMP3 _L ⇒8 \$FF:B⇒TMP3	B⇒B \$FF⇒A	X _L ⇒8 \$FF:8⇒X	Y _L ⇒8 \$FF:8⇒Y	SPL⇒8 \$FF:8⇒SP				
	A⇔CCR	B⇔CCR	CCROCCR	TMP3L⇒CCR \$FF:CCR⇒TMP3	B⇒CCR \$FF:CCR⇒D	X _L ⇒CCR \$FF:CCR⇒X	Y _L ⇒CCR \$FF:CCR⇒Y	SPL⇒CCR \$FF:CCR⇒SP				
	\$00:A⇒TMP2 TMP2 _L ⇒A	\$00:8⇒TMP2 TMP2 _L ⇒8	\$00:CCR⇒TMP2 TMP2L⇒CCR	тмрз⇔тмр2	D⇔TMP2	Х⇔ТМР2	Y⇔TMP2	SP⇔TMP2				
	\$00:A⇒D	:A⇒D \$00:B⇒D \$00:CCR⇒D B⇒CCR		TMP3⇔D	D⇔D	Х⇔D	Y⇔D	SP⇔D				
	\$00:A⇒X XL⇒A	\$00:B⇒X XL⇒B	\$00:CCR⇒X XL⇒CCR	тмРз⇔х	Dex	Х⇔Х	Ү⇔Х	SP⇔X				
	\$00:A⇒Y YL⇒A	\$00:B⇒Y Y _L ⇒B	\$00:CCR⇒Y YL⇒CCR	тмРз⇔Ү	DesY	Х⇔Ү	YeyY	SP⇔Y				
	MS→ MS→	MB→ 0 A⇒A A⇒A A⇒B A⇒CCR 28XA⇒TMP2 SEXA⇒D SEXA⇒X SEXA⇒X SEXA⇒X SEXA⇒X SEXA⇒X SEXA⇒X SEXA⇒X SEXA⇒X SEXA⇒X SEXA⇒Y SEXA⇒Y SEXA⇒P MB→ 8 A⇔B A⇔B A⇔CCR \$00:A⇒TMP2 ⇒A \$00:A⇒TMP2 ⇒A S00:A⇒TMP2 \$00:A⇒TMP2 ⇒A \$00:A⇒TMP2 ⇒A \$00:A⇒TMP2 ⇒A \$00:A⇒TMP2 ⇒A \$00:A⇒TMP2 ⇒A \$00:A⇒TMP2 ⇒A	MB→ 0 1 A⇒A B⇒A A⇒B B⇒B A⇒CCR B⇒CCR SEXA⇒TMP2 SEXB⇒TMP2 SEXA⇒T SEXB⇒TMP2 MB→ 8 A⇔CCR B⇔CR Y003,⇔TMP2 TMP2,⇒B \$003,⇔TMP2 TMP2,⇒B \$003,⇔TMP2 TMP2,⇒B \$003,⇔TMP2 \$003,⇔D \$003,⇔TMP2 \$003,⇔D \$003,⇔TMP2 \$003,⇔D \$003,⇔TMP2 \$003,⇔D \$003,⇔TMP2 \$003,⇔D \$003,⇔TMP2 \$003,⇔T \$003,⇔TMP2 \$003,⇔T \$	MB→ 0 1 2 A⇒A B⇒A CCR⇒A A⇒B B⇒B CCR⇒S A⇒CCR B⇒CCR CCR⇒CCR serA⇒TMP2 SerCB⇒TMP2 SerCCR⇒CR⇒TMP2 serA⇒TMP2 SerCB⇒D SerCCR⇒D serA⇒T SEX B,A SEX B,A SEX CCR,J serA⇒A⇒S SerCB⇒P SerCCR=D SerCCR⇒D serA⇒A⇒S SerCB⇒P SerCCR=CR,J SerCCR,J serA⇒A⇒S SerB⇒P SerCCR=CR,J SerCCR,J serA⇒A⇒S SerB⇒P SerCCR=CR,J SerCCR,J serA⇒A⇒S SerB⇒P SerCCR=CR,J SerCCR,JP serA⇒A⇒S SerB⇒P SerCCR=CR,JP SerCCR,JP serCCR B⇔CR CCR⇔A A⇔A A⇔A B⇔A CCR⇔A A⇔A A⇔A B⇔A CCR⇔A B⇔CR A⇔A B⇔CR CCR⇔CR S00:CR⇒A S00:A⇒TMP2 S00:B⇔D B⇒CCR⇒D B⇒CCR⇒D S00:A⇒TMP2 S00:B⇔T	MB→ 0 1 2 3 A⇒A B⇒A CCR⇒A TMP3(⇒A A⇒B B⇒B CCR⇒B TMP3(⇒B A⇒CCR B⇒CCR CCR⇒CR TMP3(⇒CR SEX.A⇒TMP2 SEXB=TMP2 SEXCCR=TMP2 TMP3(⇒CR SEX.A⇒C SEXB=TMP2 SEXCCR=TMP2 TMP3(⇒CR SEX.A⇒C SEXB=TMP2 SEXCCR=D TMP3(⇒CR SEX.A⇒C SEXB=TMP2 SEXCCR=D TMP3(⇒CR SEX.A⇒C SEXB=D SEX:CCR=D TMP3(⇒CR SEX.A,Z SEX B=X SEX:CCR=D TMP3(⇒TMP2) SEX.A,Z SEX B=X SEX:CCR=D TMP3(⇒TMP2) SEX.A,Z SEX B,Z SEX:CCR=D TMP3(⇒EX SEX.A,Z SEX B,Z SEX:CCR=D TMP3(⇒EX SEX.A,Z SEX:B,Z SEX:CCR=D SEX:C	MB→ 0 1 2 3 4 A⇒A B⇒A CCR⇒A TMP3ц⇒A B⇒A A⇒B B⇒B CCR⇒CA TMP3ц⇒B B⇒A A⇒B B⇒CR CCR⇒CCR TMP3ц⇒B B⇒A A⇒CCR B⇒CCR CCR⇒CCR TMP3ц⇒B B⇒CR SEXA⇒TMP2 SEXEB⇒TMP2 SEXCCR⇒TMP2 TMP3⇒TMP2 D⇒TMP2 SEXA⇒C SEXB⇒TMP2 SEXCCR⇒D TMP3⇒TMP2 D⇒TMP2 SEXA⇒C SEXB⇒D SEXCCR⇒D TMP3⇒TMP2 D⇒TMP2 SEXA⇒C SEXB⇒D SEXCCR⇒D TMP3⇒TMP2 D⇒C SEXA⇒C SEXB⇒T SEXCCR⇒D TMP3⇒T D⇒X SEXA⇒C SEXB⇒T SEXCCR⇒D TMP3⇒T D⇒X SEXA⇒C SEXB⇒T SEXCCR⇒D TMP3⇒T D⇒X SEXA⇒C SEXB⇒T SEXCCR⇒D TMP3⇒T D⇒Y SEXA⇒T SEXB⇒T SEXCCR⇒D TMP3⇒T D⇒S SEXA⇒T SEXB⇒T SEXCCR⇒D TMP3⇒T	MB→ 0 1 2 3 4 5 A⇒A B⇒A COR⇒A TMP3ц⇒A B⇒A X ₁ ⇒A A⇒B B⇒B COR⇒CR TMP3ц⇒B B⇒B X ₁ ⇒A A⇒B B⇒COR COR⇒CR TMP3ц⇒B B⇒B X ₁ ⇒COR sexA⇒TMP2 SexB⇒TMP2 ExcCOR⇒TMP2 TMP3⇒TMP2 D⇒TMP2 X⇒TMP2 sexA⇒D sexB⇒TMP2 SexCOR⇒TMP2 TMP3⇒TMP2 D⇒TMP2 X⇒TMP2 sexA⇒D sexB⇒D sexCOR⇒D TMP3⇒TMP2 D⇒X X⇒T sexA⇒D sexB⇒D sexCOR⇒D TMP3⇒TMP2 D⇒X X⇒X sexA⇒D sexB⇒D sexCOR⇒D TMP3⇒TMP2 D⇒X X⇒Y sexA⇒D sexB⇒D sexCOR⇒D TMP3⇒A D⇒X X⇒Y sexA⇒D sexB⇒D sexCOR⇒D TMP3⇒A D⇒X X⇒Y sexA⇒D sexB⇒D sexCOR⇒D TMP3⇒A S⇒A X ₁ ⇒A sexA⇒D sexCOR⇒D SexCOR⇒D TMP3⇒A<	MB-+ 0 1 2 3 4 5 6 A::::::::::::::::::::::::::::::::::::				

4.6 Transfer and Exchange Postbyte Encoding

TMP2 and TMP3 registers are for factory use only.

Core User Guide — \$12CPU15UG V1.2

4.7 Loop Primitive Postbyte (lb) Encoding

A 00	10 A	20 A	30 A	40 A	50 A	A 06	70 A	A 08	A 00	A0 A	B0 A
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(*)	(-)	(*)	(-)	(+)	()	(+)	(-)	(+)	(-)	(+)	(-)
01 B	11 B	21 B	31 B	41 B	51 B	61 B	71 B	81 B	91 B	A1 B	B1 B
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(*)	(-)	(*)	(-)	(*)	()	(*)	(-)	(+)	(-)	(*)	(-)
02	12	22	32	42	52	62	72	82	92	A2	B2
-	-	-	-	-	-	-	-	-	-	-	-
03	13	23	33	43	53	63	73	83	93	A3	B3
-	-	-	-	-	-	-	-	-	-	-	-
04 D	14 D	24 D	34 D	44 D	54 D	64 D	74 D	84 D	94 D	A4 D	B4 D
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(*)	(-)	(*)	(-)	(*)	(-)	(*)	(-)	(*)	Θ	(*)	(-)
06 X	15 X	25 X	36 X	45 X	56 X	65 X	76 X	85 X	95 X	A5 X	B5 X
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(*)	(-)	(*)	(-)	(*)	()	(*)	(-)	(+)	(-)	(+)	(-)
06 Y	16 Y	26 Y	36 Y	46 Y	56 Y	66 Y	76 Y	86 Y	96 Y	A6 Y	B6 Y
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(*)	(-)	(*)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
07 SP	17 SP	27 SP	37 SP	47 SP	57 SP	67 SP	77 SP	87 SP	97 SP	A7 SP	B7 SP
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(*)	(-)	(*)	(-)	(*)	()	(+)	(-)	(+)	(-)	(+)	(-)

A MOTOROLA

100

4.8 Indexed Addressing Postbyte (xb) Encoding

M MOTOMOLA

							+					+	+		+
	-15 X	20 1.4X	1.X+	** av	-16 Y	1.47	1.79	0.50	-10.5P	1.400	1.5P+	0.00	-16.90		1°
Sh const	Sb coast	pre-inc	cost-inc	Sh-const	Sh-const	one-inc	post-inc	Sh-const	Sh const	one-inc	post-inc	Sb const	Sh-const	Sto coast	100.00
1	11	21	31	41	51	01	11	01	91	A1	81	C1	11	81	11
1,8	-15,X	2,+X	2,X+	1,Y	-15,Y	2,+Y	2,Y+	1.5P	-15,SP	2,45P	2.5P+	1,PC	-15,PD	-n,X	-6
Sb-const	Sb const	pre-inc	post-inc	Sb-const	Sb const	pre-inc	post-inc	So-const	Sb-const	pre-inc	post-inc	So-ponst	Sb-const	Sb const	\$0.00
	12	22	32	42	52	62	72	62	82	A2	82	C2	02	E2	F2
2,8	-14,3	3,4%	3,3+	2,1	-14,Y	3,41	3,7+	2.5P	-14,SP	3,45P	3.5P4	2.PC	-16,PC	8.X	1.00
10 0000	10 10 11	35	33	43	45 44.11	ALC: N	75	20 0000	25	11	55	00.0440	05	100 04110	100
5X	-13.8		4.X+	** 3.Y	-13 Y	4.4Y	4.14	3.5P	-13.5P	4.45P	4.5P4	3.PC	-13.PC	h XI	Ľ'n
Sb const	Sb const	pre-inc	post-inc	Sb const	Sib const	pre-inc	post-inc	Sb-const	Sib const	pre-inc	post-inc.	5b-const	So const	160 Indr	165
54	54	24	34	44	54	54	74	64	94	Ai	D4	C4	Die	24	74
4,X	-12,X	5,+X	5,X+	4,Y	-12,Y	5,+Y	5,7+	4.5P	-12,5P	5,45P	5,5P+	4.PC	-12,PC	AX.	1. 4
SO CONST	ab cane:	pre-arc	potence	20.0004	30 CENT	pre-ma	potres	20.0004	30 CENTS	press	poures.	20-0004	10 contt	A CESS	A 00
" 5X	10 -11 X	20 6.+X	-70 6 X+	40 S.Y	-11.Y	· 6.+Y	6.Y+	5.5P	-11.5P	6.+SP	0.5P+	5 PC	-11.20	** n x	1°a
Sh const	Sib const	pre-inc	cost-inc	Sb const	Sb conti	ore-inc	post-inc	Sb const	Sb cont	pre-inc	post-inc	Sb const	Sb coast	D offset	10.00
55	16	26	38	45	92	100	76	05	25	45	05	0.5	08	05	16
6,X	-50,X	7,+X	7,X+	6,Y	-10,Y	7,4Y	7,19	6,5P	-10,5P	7,#SP	7,SP4	6,PC	-10,PC	D,X	D.
Sb const	5b canet	pre-inc	post-inc	Sb const	Sb const	pre-inc	post-inc	Sb const	Sb const	pre-inc	post-inc	Sb const	Sb const	D offset	0.08
ar	1/	2/	37	Ar	9/	e/	"	W	**	~	U/	Cr.	D/	17 10 10	۲.,
	-9,4	0,40	0,04	1,1	-0,7	0,47	0,74	7,00	-0.5	0,45P	0,594	1,90	-4090	[D,0]	68
20 00111	10 Carries	20	10	10 00111	NO CORTAG	A COLOR	75	30 0000	20 04/10	100.00	No.	20.000	20 00111	10 100100	100
	~-0X	0X	0.X-	. B.Y	~-0.Y	-Y	0.Y-	0.5P	-0.5P	8-SP	0.5P-	0.PC	-0.PC	aY	Ľ
Sb const	5b const	pre-dec	post-dec	Sb const	5b const	pre-dec	post-dec	Sb const	Sb const	pre-dec	post-dec	Sb const	Sb const	9b const	Sb or
29	19	29	39	49	59	66	79	89	8	A9	09	C9	09	E9	19
9,X	-7,X	7,-X	7.X-	8.Y	-7 Y	7 _C Y	7.Y-	9,5P	-7.SP	7.c6P	7,5P-	9,PC	-7,PC	-6,Y	1.1
SE CENSI	oto caniti:	pre-cec	poto-dec	ab cents	oo cane:	pre-cec	pass-and	SO CENTE	op canie:	pre-dec	pass-dec	20 00081	SO CENE:	ve cane	80.00
·	10	· · · ·	3A	·	DA AV	6A	·	- and and a	A	·	0A 00	10.00		·	rn.
Sb const	So const	pre-dec	post-dec	Sb const	Sb const	pre-dec	post-dec	Sb const	5b const	pre-dec	post-dec	Sb cont	Sb const	16b const	100
20	10	20	38	40	50	80	78	05	20	AD	00	00	00	10	10
11,X	-6.X	5,-X	5.X-	11,Y	-6,Y	5,-Y	5.Y-	11,5P	-6.5P	5SP	5,SP-	11.PC	-6.PC	[3,2]	L b
so const	Sb const	pre-dec	post-dec	So canet	So-const	pre-dec	post-dec	Sb const	So const	000-000	post-dec	So const	So canet	165 ind:	1001
×	10	20,	30	40	SC	×0,	70,	90	90 .	×0	NO	00	00 . mo	ec	PC.
Sh const	Ch. const	100.000	and dec	Sh const	Th const	con-day.	and day	Shannel	Sh const	100.000	1000.000	Sh coast	Sh const	4.000	1.3
10 COL	10	20	35	40	80	80	20	80.000	20	40	60	10.00	50		10
15,X	-3,X	3,-X	3,X-	13,Y	-3,Y	3,-Y	3.Y-	13.SP	-0.SP	3,-6P	3,5P-	13, PC	-0,PC	0.Y	L. a
So canat	tanco do	pre-dec	post-dec	5b const	Sib const	pre-dec	post-dec	Sb const	5b const	pre-dec	post-dec	Sb const	5b const	0 officet	0 of
<i>.</i>	16	28	35	46	20	10	76	00	SC	AE	66	05	00	55	10
14,X	-2.X	2,-X	2,8,	14,Y	-2,Y	2,-Y	2.Y-	14,SP	-2,5P	2,-5P	2,5P-	14,PC	-2,PC	0/Y	L 9
so cahiti	00.0004	pre-dec	2000-046	or const	00 00048	pre-dec	2000-046	DE cânie:	DE COMBI	pre-dec	post-dec	SO CONST	oo canit	U COLOR	10
	-4 X	" t - X	" 1X-	15.4	-1.Y	1 - Y	· • •	15.5P	-1.5P	1.00	1.50-	15.00	-1.80	10.11	Ľ'n
			and dec	Sh const	the second	one-dec	and dec	Sh const	the populat	pre-dec	nost-dec	Sh const	Sh const	Disdast	o Ga

5

Core User Guide — \$12CPU15UG V1.2