

- AS12 Assembler Directives
- A Summary of 9S12 Instructions
- Disassembly of 9S12 op codes
- Huang Section 1.8, Chapter 2
- MC9S12 V1.5 Core User Guide Version 1.2, Section 12
  - A labels is a name assigned the address of the location counter where ithe label is defined
  - Use of {*dc*} and {*ds*} directives
  - A summary of 9S12 instruction
  - How to tell which branch instruction to use

## HC12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

**HC12 Instructions**

Flow Charts

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (HCS12 Core Users Guide, Sections 4.3.1, 4.3.2, and 4.3.3).

- Load and Store—load copy of memory contents into a register; store copy of register contents into memory.

LDAA \$2000	; Copy contents of address \$2000 into A
STD 0,X	; Copy contents of D to address X and X+1

- Transfer — copy contents of one register to another.

TBA	; Copy B to A
TFR X,Y	; Copy X to Y

- Exchange — exchange contents of two registers.

XGDX	; Exchange contents of D and X
EXG A,B	; Exchange contents of A and B

- Move — copy contents of one memory location to another.

MOVB \$2000,\$20A0	; Copy byte at \$2000 to \$20A0
MOVW 2,X+,2,Y+	; Copy two bytes from address held ; in X to address held in Y ; Add 2 to X and Y

2. Arithmetic Instructions — addition, subtraction, multiplication, division (HCS12 Core Users Guide, Sections 4.3.4, 4.3.6 and 4.3.10).

ABA	; Add B to A; results in A
-----	----------------------------

SUBD \$20A1	; Subtract contents of \$20A1 from D
INX	; Increment X by 1
MUL	; Multiply A by B; results in D

3. Logic and Bit Instructions — perform logical operations (HCS12 Core Users Guide, Sections 4.3.8, 4.3.9, 4.3.11 and 4.3.12).

- Logic Instructions

ANDA \$2000	; Logical AND of A with contents of \$2000
NEG -2,X	; Negate (2's comp) contents of address (X-2)
LSLA	; Logical shift left A by 1

- Bit manipulate and test instructions—work with one bit of a register or memory.

BITA #\$08	; Check to see if Bit 3 of A is set
BSET \$0002,#\$18	; Set bits 3 and 4 of address \$002

4. Data test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (HCS12 Core Users Guide, Section 4.3.7).

TSTA	; (A)-0 -- set flags accordingly
CPX #\$8000	; (X) - \$8000 -- set flags accordingly

5. Jump and Branch Instructions — Change flow of program (e.g., goto, if-then-else, switch-case) (HCS12 Core Users Guide, Sections 4.3.17 and 4.3.18).

JMP L1	; Start executing code at address label L1
BEQ L2	; If Z bit set, go to label L2
DBNE X,L3	; Decrement X; if X not 0 then goto L3
BRCLR \$1A,#\$80,L4	; If bit 7 of addr \$1A clear, go to label L4

6. Function Call and Interrupt Instructions — initiate or terminate a subroutine; initiate or terminate and interrupt call (HCS12 Core Users Guide, Sections 4.3.18, 4.3.19).

- Subroutine instructions:

JSR sub1	; Jump to subroutine sub1
RTS	; Return from subroutine

- Interrupt instructions

SWI	; Initiate software interrupt
RTI	; Return from interrupt

7. Load Effective Address Instructions — Put effective address into X, Y or SP (HCS12 Core Users Guide, Section 4.3.22).

LEAX 5,Y ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (HCS12 Core Users Guide, Section 4.3.23).

ANDCC #\$f0 ; Clear N, Z, C and V bits of CCR  
SEV ; Set V bit of CCR

9. Stacking Instructions—push data onto and pull data off of stack (HCS12 Core Users Guide, Section 4.3.21).

PSHA ; Push contents of A onto stack  
PULX ; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put HC12 into low power mode (HCS12 Core Users Guide, Section 4.3.24).

STOP ; Put into lowest power mode  
WAI ; Put into low power mode until next interrupt

11. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (HCS12 Core Users Guide, Sections 4.3.5, 4.3.13, 4.3.14, 4.3.15, 4.3.16).

### **Branch if A > B**

**Is 0xFF > 0x00?**

**If unsigned, 0xFF = 255 and 0x00 = 0,  
so 0xFF > 0x00**

**If signed, 0xFF = -1 and 0x00 = 0,  
so 0xFF < 0x00**

Using unsigned numbers: BHI (checks C bit of CCR)  
Using signed numbers: BGT (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit  
For signed numbers, use branch instructions which check V bit

Will the branch be taken?

LDAA #\$FF	LDAA #\$FF
CMPA #\$0	CMPA #\$0
BLO label1	BLT label2

LDX #\$C000	LDX #\$C000
CPX #\$8000	CPX #\$8000
BGT label3	BHI label4

### Disassembly of an HC12 Program

- It is sometimes useful to be able to convert HC12 op codes into mnemonics.
- For example, consider the hex code:

ADDR DATA

---

1000 C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

- To determine the instructions, use Table 4.5 of the HCS12 Core Users Guide.
  - If the first byte of the instruction is anything other than \$18, use Sheet 1 of 2 (Page 97). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
  - If the first byte is \$18, use Sheet 2 of 2 (Page 98), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.
  - Indexed addressing mode is fairly complicated to disassemble. You need to use Table 4.8 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
  - Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table 4.6 to determine whether it is TFR or an EXG, and to determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.
  - Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table

4.7. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.

- Use up all the bytes for one instruction, then go on to the next instruction.

C6 05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	=> LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
18 06	=> ABA	two-byte ABA, INH addressing mode
04 35 EE	=> DBNE X,(-18)	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
3F	=> SWI	one-byte SWI, INH addressing mode

## 4.5 Opcode Map

— 200 —

	00	10	12	20	430	1040	1050	1055	1060	1070	1075	1080	1090	10A0	10B0	10C0	10D0	10E0	10F0	10		
MMOV	IDV	LBR	TRAP																			
IM-ID	5	11	12	20	31	10	41	10	51	10	61	10	71	10	81	10	91	10	A1	10	B1	
MOV	IDV	LBR	TRAP																			
EX-ID	5	H	2	RL	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H	2		
03	10	11	12	20	40	31	43	31	53	31	63	31	73	31	83	31	93	31	C3	31	D3	
MOV	EMAC	LBH	TRAP																			
ID-ID	4	SP	4	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
03	10	11	12	20	40	31	45	31	55	31	65	31	75	31	85	31	95	31	C5	31	D5	
MOVW	EMULS	LBLS	TRAP																			
IM-EX	6	H	2	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
04	5	11	12	20	40	31	10	44	10	54	10	64	10	74	10	84	10	94	10	C4	10	F4
MOV	IDV	LBCC	TRAP																			
EX-EX	6	H	2	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
05	5	11	12	20	40	35	10	45	10	55	10	65	10	75	10	85	10	A5	10	C5	10	F5
MOV	IDV	LBCC	TRAP																			
ID-ID	5	H	2	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
06	2	16	2	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
07	3	17	2	27	40	37	10	47	10	57	10	67	10	77	10	87	10	97	10	A7	10	B7
DAA	CBA	LBEC	TRAP																			
H	2	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
08	18	45	20	45	36	10	45	10	56	10	66	10	76	10	86	10	96	10	C6	10	D6	
MOV	MAXA	LBVC	TRAP																			
IM-ID	4	H	3-4	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
09	5	11	12	20	40	37	10	49	10	59	10	69	10	79	10	89	10	99	10	C9	10	D9
MOV	MINA	LBVC	TRAP																			
EX-ID	5	H	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
0A	5	11	12	20	40	36	10	48	10	58	10	68	10	78	10	88	10	98	10	C8	10	D8
MOV	EMAXD	LBEP	TRAP																			
ID-ID	4	H	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
0B	4	1B	45	20	45	31	55	10	65	10	75	10	85	10	95	10	C5	10	D5	10	F5	
MOV	MINR	LBEP	TRAP																			
IM-ID	5	H	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
0C	6	1C	4-7	20	40	36	76	4C	10	5C	10	6C	10	7C	10	8C	10	9C	10	DC	10	FC
MOV	MARSH	LBGE	WAV																			
EX-ID	5	H	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
0D	5	1D	4-7	20	40	30	64	10	5D	10	6D	10	7D	10	8D	10	9D	10	CD	10	FD	
MOV	MNM	LBLT	TRAP																			
ID-ID	5	H	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
0E	5	1E	4-7	20	40	36	4E	10	5E	10	6E	10	7E	10	8E	10	9E	10	CE	10	DE	
TAB	EMAXM	LBGT	STOP	TRAP																		
H	2	1D	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
0F	2	1E	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		
TIA	EMHM	LBLE	ETEL	TRAP																		
H	2	EX	3-5	RL	4	H	2	H	2	H	2	H	2	H	2	H	2	H	2	H		

Address mode abbreviations: DI = direct, IM = immediate, EX = extended, RI = relative, SP = spurious, IH = inherent

Hex opcode → 09 5 ← Number of cycles  
Mnemonic → BEND Address mode → IH ↑ ↓ Number of bytes

## 4.6 Transfer and Exchange Postbyte Encoding

Transfers											
↓ L0	MS→	0	1	2	3	4	5	6	7		
0	A⇒A	B⇒A	CCR⇒A	TMPL3⇒A	B⇒A	X <sub>l</sub> ⇒A	Y <sub>l</sub> ⇒A	SP <sub>l</sub> ⇒A			
1	A⇒B	B⇒B	CCR⇒B	TMPL3⇒B	B⇒B	X <sub>l</sub> ⇒B	Y <sub>l</sub> ⇒B	SP <sub>l</sub> ⇒B			
2	A⇒CCR	B⇒CCR	CCR⇒CCR	TMPL3⇒CCR	B⇒CCR	X <sub>l</sub> ⇒CCR	Y <sub>l</sub> ⇒CCR	SP <sub>l</sub> ⇒CCR			
3	sex:A⇒TMPL2	sex:B⇒TMPL2	sex:C⇒TMPL2	TMPL3⇒TMPL2	D⇒TMPL2	X⇒TMPL2	Y⇒TMPL2	SP⇒TMPL2			
4	sex:A⇒D	sex:B⇒D	sex:C⇒D	sex:D⇒D	TMPL3⇒D	D⇒D	X⇒D	Y⇒D	SP⇒D		
5	sex:B⇒X	sex:B⇒X	sex:C⇒X	sex:D⇒X	TMPL3⇒X	D⇒X	X⇒X	Y⇒X	SP⇒X		
6	sex:B⇒Y	sex:B⇒Y	sex:C⇒Y	sex:D⇒Y	TMPL3⇒Y	D⇒Y	X⇒Y	Y⇒Y	SP⇒Y		
7	sex:B⇒SP	sex:B⇒SP	sex:C⇒SP	sex:D⇒SP	TMPL3⇒SP	D⇒SP	X⇒SP	Y⇒SP	SP⇒SP		
Exchanges											
↓ L0	MS→	8	9	A	B	C	D	E	F		
0	A⇒A	B⇒A	CCR⇒A	TMPL3⇒A	\$00:A⇒TMPL3	B⇒A	X <sub>l</sub> ⇒A	Y <sub>l</sub> ⇒A	SP <sub>l</sub> ⇒A		
1	A⇒B	B⇒B	CCR⇒B	TMPL3⇒B	\$00:B⇒TMPL3	B⇒B	X <sub>l</sub> ⇒B	Y <sub>l</sub> ⇒B	SP <sub>l</sub> ⇒B		
2	A⇒CCR	B⇒CCR	CCR⇒CCR	TMPL3⇒CCR	\$FF:CCR⇒TMPL3	B⇒CCR	X <sub>l</sub> ⇒CCR	Y <sub>l</sub> ⇒CCR	SP <sub>l</sub> ⇒CCR		
3	\$00:A⇒TMPL2	\$00:B⇒TMPL2	\$00:C⇒TMPL2	TMPL3⇒TMPL2	D⇒TMPL2	X⇒TMPL2	Y⇒TMPL2	SP⇒TMPL2			
4	\$00:A⇒D	\$00:B⇒D	\$00:C⇒D	\$00:D⇒D	TMPL3⇒D	D⇒D	X⇒D	Y⇒D	SP⇒D		
5	\$00:A⇒X	\$00:B⇒X	\$00:C⇒X	\$00:D⇒X	TMPL3⇒X	D⇒X	X⇒X	Y⇒X	SP⇒X		
6	\$00:A⇒Y	\$00:B⇒Y	\$00:C⇒Y	\$00:D⇒Y	TMPL3⇒Y	D⇒Y	X⇒Y	Y⇒Y	SP⇒Y		
7	\$00:A⇒SP	\$00:B⇒SP	\$00:C⇒SP	\$00:D⇒SP	TMPL3⇒SP	D⇒SP	X⇒SP	Y⇒SP	SP⇒SP		

TMPL2 and TMPL3 registers are for factory use only.

## 4.7 Loop Primitive Postbyte (lb) Encoding

	00	A	10	DSEQ	A	20	DBNE	A	30	DBNE	A	40	TBEQ	A	50	TBEQ	A	60	TBNE	A	70	TBNE	A	80	IBEQ	A	90	IBEQ	A	A0	IBNE	A	B0	IBNE	A		
	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(+)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)					
01	B	11	B	21	B	31	DBNE	(+)	B	41	B	51	TBEQ	(+)	B	61	TBEQ	(+)	B	71	TBNE	(+)	B	81	IBEQ	(+)	B	91	IBEQ	(+)	A1	IBNE	(+)	B1	IBNE	(+)	
02	—	12	—	22	—	32	—	42	—	52	—	62	—	72	—	82	—	92	—	A2	—	B2	—	—	—	—	—	—	—	—	—	—	—				
03	—	13	—	23	—	33	—	43	—	53	—	63	—	73	—	83	—	93	—	A3	—	B3	—	—	—	—	—	—	—	—	—	—	—				
04	D	14	D	24	D	34	DBNE	(+)	D	44	D	54	TBEQ	(+)	D	64	TBEQ	(+)	D	74	TBNE	(+)	D	84	IBEQ	(+)	D	94	IBEQ	(+)	A4	IBNE	(+)	B4	IBNE	(+)	
05	X	15	X	25	X	35	DBNE	(+)	X	45	X	55	TBEQ	(+)	X	65	TBEQ	(+)	X	75	TBNE	(+)	X	85	IBEQ	(+)	X	95	IBEQ	(+)	A5	IBNE	(+)	B5	IBNE	(+)	
06	Y	16	Y	26	Y	36	DBNE	(+)	Y	46	Y	56	TBEQ	(+)	Y	66	TBEQ	(+)	Y	76	TBNE	(+)	Y	86	IBEQ	(+)	Y	96	IBEQ	(+)	A6	IBNE	(+)	B6	IBNE	(+)	
07	SP	17	SP	27	SP	37	SP	47	SP	57	SP	67	TBEQ	(+)	SP	77	TBNE	(+)	SP	87	IBEQ	(+)	SP	97	IBEQ	(+)	SP	A7	IBNE	(+)	SP	B7	IBNE	(+)	SP	—	—

Hex postbyte (bit 3 is don't care) → 00 A ← Counter  
Mnemonic ← Sign of 9-bit relative branch offset  
(lower eight bits are an extension byte following postbyte)

#### 4.8 Indexed Addressing Postbyte (xb) Encoding

Hex position → 00  
Type of offset → 0.X  
Source code syntax → 5b const

Core User Guide – Section VI.2