

- **More on addressing modes.**
- **9S12 cycles and execution time.**
- **AS12 Assembler Directives**
- Huang, Sections 1.6 through 1.10
  - Using X and Y registers as pointers
  - How to tell which branch instruction to use
  - How to hand assemble a program
  - Number of cycles and time taken to execute an 9S12 program

### **The HCS12 has 6 addressing modes**

Most of the HC12's instructions access data in memory  
There are several ways for the HC12 to determine which address to access

#### **Effective Address:**

Memory address used by instruction

#### **ADDRESSING MODE:**

How the HC12 calculates the effective address

#### **HC12 ADDRESSING MODES:**

INH Inherent  
IMM Immediate  
DIR Direct  
EXT Extended  
REL Relative (used only with branch instructions)  
IDX Indexed (won't study indirect indexed mode)

#### **Using X and Y as Pointers**

- Registers X and Y are often used to point to data.
- To initialize pointer use

**ldx #table**

not

**ldx table**

- For example, the following loads the address of table (\$2000) into X; i.e., X will point to table:

**ldx #table ; *Address of table* ⇒ X**

The following puts the first two bytes of table (\$0C7A) into X. X will not point to table:

**ldx table ; *First two bytes of table* ⇒ X**

- To step through table, need to increment pointer after use

**ldaa 0,x**

**inx**  
or  
**ldaa 1,x+**

**table**

0C
7A
D5
00
61
62
63
64

**org \$2000**  
**table: dc.b 12,122,-43,0**  
**dc.b 'a','b','c','d'**

### Which branch instruction should you use?

Branch if A > B

Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0,  
so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0,  
so 0xFF < 0x00

Using unsigned numbers: **BHI** (checks C bit of CCR)  
Branch if Higher (*if C + Z = 0*) (*unsigned*)

Using signed numbers: **BGT** (checks V bit of CCR)  
Branch if Greater Than (*if Z + (N ⊕ V) = 0*) (*signed*)

For unsigned numbers, use branch instructions which check C bit  
For signed numbers, use branch instructions which check V bit

### Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the org statement, which shows where the first byte of the program will go into memory.  
(e.g., **org \$2000** will put the first instruction at address **\$2000**.)

2. Look at the first instruction. Determine the addressing mode used.  
(e.g., **ldab #10** uses IMM mode.)

3. Look up the instruction in the **HCS12 Core Users Guide**, find the appropriate Addressing Mode, and the Object Code for that addressing mode.  
(e.g., **ldab IMM** has object code **C6 ii.**)

**Table 5.1 of the Core Users Guide** has a concise summary of the instructions, addressing modes, op-codes, and cycles.

4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary.  
(e.g., **ldab #10** becomes **C6 0A.**)

5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction.  
(e.g., **\$2000 + 2 = \$2002** will be the starting address of the next instruction.)

```
    org $2000
    ldab #10
loop: clra
      dbne b,loop
      swi
```

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
LBCC <i>rel16</i>	Long branch if C set; if C=1, then (PC)+4+rel⇒PC; same as LBLO	REL	19 25 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBEQ <i>rel16</i>	Long branch if equal; if Z=1, then (PC)+4+rel⇒PC	REL	19 27 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBGE <i>rel16</i>	Long branch if ≥0, signed; if N⊕V=0, then (PC)+4+rel⇒PC	REL	19 2C qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBGT <i>rel16</i>	Long branch if > 0, signed; if Z   (N⊕V)=0, then (PC)+4+rel⇒PC	REL	19 2B qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBHI <i>rel16</i>	Long branch if higher, unsigned; if C   Z=0, then (PC)+4+rel⇒PC	REL	19 22 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBHS <i>rel16</i>	Long branch if higher or same, unsigned; if C=0, then (PC)+4+rel⇒PC; same as LBCC	REL	19 24 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBLE <i>rel16</i>	Long branch if ≤ 0, signed; if Z   (N⊕V)=1, then (PC)+4+rel⇒PC	REL	19 2F qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBLO <i>rel16</i>	Long branch if lower, unsigned; if C=1, then (PC)+4+rel⇒PC; same as LBCC	REL	19 25 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBLE <i>rel16</i>	Long branch if lower or same, unsigned; if C   Z=1, then (PC)+4+rel⇒PC	REL	19 23 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBLT <i>rel16</i>	Long branch if < 0, signed; if N⊕V=1, then (PC)+4+rel⇒PC	REL	19 2D qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBMI <i>rel16</i>	Long branch if minus; if N=1, then (PC)+4+rel⇒PC	REL	19 2B qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBNE <i>rel16</i>	Long branch if not equal to 0; if Z=0, then (PC)+4+rel⇒PC	REL	19 26 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBPL <i>rel16</i>	Long branch if plus; if N=0, then (PC)+4+rel⇒PC	REL	19 2A qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBRA <i>rel16</i>	Long branch always	REL	19 20 qq rr	OPPP	□□□□□□□□
LB RN <i>rel16</i>	Long branch never	REL	19 21 qq rr	OPO	□□□□□□□□
LBVC <i>rel16</i>	Long branch if V clear; if V=0, then (PC)+4+rel⇒PC	REL	19 28 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LBVS <i>rel16</i>	Long branch if V set; if V=1, then (PC)+4+rel⇒PC	REL	19 29 qq rr	OPPP (branch) OPO (no branch)	□□□□□□□□
LDAA # <i>opr8i</i> LDAA <i>opr8a</i> LDAA <i>opr16a</i> LDAA <i>opr16, xysppc</i> LDAA <i>opr8, xysppc</i> LDAA <i>opr16, xysppc</i> LDAA [ <i>D, xysppc</i> ] LDAA [ <i>opr16, xysppc</i> ]	Load A; (M)⇒A or imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [ <i>D, IDX</i> ] [ <i>IDX2</i> ]	C6 11 D6 dd F6 hh 11 E6 xb A6 xb ff A6 xb ee ff A6 xb A6 xb ee ff	P rPp rPO rPp rPO frPP firPp firPp	□□□□□□□□
LDAB # <i>opr8i</i> LDAB <i>opr8a</i> LDAB <i>opr16a</i> LDAB <i>opr16, xysppc</i> LDAB <i>opr8, xysppc</i> LDAB <i>opr16, xysppc</i> LDAB [ <i>D, xysppc</i> ] LDAB [ <i>opr16, xysppc</i> ]	Load B; (M)⇒B or imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [ <i>D, IDX</i> ] [ <i>IDX2</i> ]	C6 11 D6 dd F6 hh 11 E6 xb B6 xb ff B6 xb ee ff B6 xb B6 xb ee ff	P rPp rPO rPp rPO frPP firPp firPp	□□□□□□□□

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
BPL <i>rel8</i>	Branch if plus; if N=0, then (PC)+2+rel⇒PC	REL	2A rr	FFF (branch) P (no branch)	-----
BRA <i>rel8</i>	Branch always	REL	20 rr	FFF	-----
BRCLR <i>opr8a, msk8, rel8</i> BRCLR <i>opr16a, msk8, rel8</i> BRCLR <i>opr8, xysppc, msk8, rel8</i> BRCLR <i>opr16, xysppc, msk8, rel8</i>	Branch if bit(s) clear; if (M)⋆(mask byte)=0, then (PC)+2+rel⇒PC	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh 11 mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	rFFF rfFFF rPPP rfPPP PrfPPP	-----
BRN <i>rel8</i>	Branch never	REL	21 rr	P	-----
BRSET <i>opr8, msk8, rel8</i> BRSET <i>opr16a, msk8, rel8</i> BRSET <i>opr8, xysppc, msk8, rel8</i> BRSET <i>opr16, xysppc, msk8, rel8</i>	Branch if bit(s) set; if (M)⋆(mask byte)≠0, then (PC)+2+rel⇒PC	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh 11 mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr	rFFF rfFFF rPPP rfPPP PrfPPP	-----
BSET <i>opr8, msk8</i> BSET <i>opr16a, msk8</i> BSET <i>opr8, xysppc, msk8</i> BSET <i>opr16, xysppc, msk8</i>	Set bit(s) in M; (M)   (mask byte)⇒M	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb ee ff mm	rFwO rFwP rFwO rFwP frFwPO	----- <u>0</u>
BSR <i>rel8</i>	Branch to subroutine; (SP)-2⇒SP; RTN <sub>H</sub> ;RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (PC)+2+rel⇒PC	REL	07 rr	SFFF	-----
BVC <i>rel8</i>	Branch if V clear; if V=0, then (PC)+2+rel⇒PC	REL	28 rr	FFF (branch) P (no branch)	-----
BVS <i>rel8</i>	Branch if V set; if V=1, then (PC)+2+rel⇒PC	REL	29 rr	FFF (branch) P (no branch)	-----
CALL <i>opr16a, page</i> CALL <i>opr8, xysppc, page</i> CALL <i>opr16, xysppc, page</i> CALL [D, <i>xysppc</i> ] CALL [ <i>opr16, xysppc</i> ]	Call subroutine in expanded memory; (SP)-2⇒SP; RTN <sub>H</sub> ;RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-1⇒SP; (PPG)⇒M <sub>SP</sub> ; pg⇒PPAGE register; subroutine address⇒PC	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb ee ff pg 4B xb 4B xb ee ff	gnSsPPP gnSsPPP gnSsPPP fgnSsPPP fi1gnSsPPP fi1gnSsPPP	-----
CBA	Compare A to B; (A)-(B)	INH	18 17	OO	----- <u>0</u> <u>0</u>
CLC	Clear C; assembles as ANDCC#\$FE	IMM	10 FE	P	----- <u>0</u>
CLI	Clear I; assembles as ANDCC#\$EF	IMM	10 EF	P	----- <u>0</u>
CLR <i>opr16a</i> CLR <i>opr8, xysppc</i> CLR <i>opr16, xysppc</i> CLR [D, <i>xysppc</i> ] CLR [ <i>opr16, xysppc</i> ] CLRA CLRB	Clear M; \$00⇒M  Clear A; \$00⇒A Clear B; \$00⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ee ff 69 xb 69 xb ee ff 97 c7	PwO Fw FwO FwP FIfw FIFw O O	----- <u>0</u> <u>1</u> <u>0</u> <u>0</u>
CLV	Clear V; assembles as ANDCC#\$FD	IMM	10 FD	P	----- <u>0</u>
CMPA # <i>opr8i</i> CMPA <i>opr8a</i> CMPA <i>opr16a</i> CMPA <i>opr8, xysppc</i> CMPA <i>opr16, xysppc</i> CMPA [D, <i>xysppc</i> ] CMPA [ <i>opr16, xysppc</i> ]	Compare A; (A)-(M) or (A)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	91 11 91 dd B1 hh 11 A1 xb A1 xb ff A1 xb ee ff A1 xb A1 xb ee ff	P rPF rPO rPF rPO frPP fifrPf fiPrPf	----- <u>0</u> <u>0</u> <u>0</u> <u>0</u>

# DBNE Decrement and Branch if Not Equal to Zero DBNE

**Operation**  $(\text{counter}) - 1 \Rightarrow \text{counter}$   
 If  $(\text{counter}) \text{ not } = 0$ , then  $(\text{PC}) + \$0003 + \text{rel} \Rightarrow \text{PC}$

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (-256 to +255) from the address following the last byte of object code in the instruction.

**CCR**

**Effects**

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

**Code and**

**CPU**

**Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE <i>addr16, rel9</i>	REL (9-bit)	04 1b rrr	ppp (branch) ppp (no branch)

Loop Primitive Postbyte (1b) Coding

Source Form	Postbyte <sup>1</sup>	Object Code	Counter Register	Offset
DBNE A, <i>rel9</i>	0010 X000	04 20 rrr	A	Positive
DBNE B, <i>rel9</i>	0010 X001	04 21 rrr	B	
DBNE D, <i>rel9</i>	0010 X100	04 24 rrr	D	
DBNE X, <i>rel9</i>	0010 X101	04 25 rrr	X	
DBNE Y, <i>rel9</i>	0010 X110	04 26 rrr	Y	
DBNE SP, <i>rel9</i>	0010 X111	04 27 rrr	SP	
DBNE A, <i>rel9</i>	0011 X000	04 30 rrr	A	Negative
DBNE B, <i>rel9</i>	0011 X001	04 31 rrr	B	
DBNE D, <i>rel9</i>	0011 X100	04 34 rrr	D	
DBNE X, <i>rel9</i>	0011 X101	04 35 rrr	X	
DBNE Y, <i>rel9</i>	0011 X110	04 36 rrr	Y	
DBNE SP, <i>rel9</i>	0011 X111	04 37 rrr	SP	

NOTES:

- Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit; bit 3 is not used; bits 2:1:0 select the counter register.

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
SUBB #opr <i>8i</i> SUBB opr <i>8a</i> SUBB opr <i>16a</i> SUBB opr <i>0</i> ,xy <i>sppc</i> SUBB opr <i>8</i> ,xy <i>sppc</i> SUBB opr <i>16</i> ,xy <i>sppc</i> SUBB [D,xy <i>sppc</i> ] SUBB [opr <i>16</i> ,xy <i>sppc</i> ]	Subtract from B; (B)-(M)⇒B or (B)-imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 11 D0 dd F0 hh 11 E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	P xPp xPO xPp xPO fRPp fIRPp fIPrPp	---AΔΔΔΔ
SUBD #opr <i>16i</i> SUBD opr <i>8a</i> SUBD opr <i>16a</i> SUBD opr <i>0</i> ,xy <i>sppc</i> SUBD opr <i>8</i> ,xy <i>sppc</i> SUBD opr <i>16</i> ,xy <i>sppc</i> SUBD [D,xy <i>sppc</i> ] SUBD [opr <i>16</i> ,xy <i>sppc</i> ]	Subtract from D; (A:B)-(M:M+1)⇒A:B or (A:B)-imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	93 11 kk 93 dd E3 hh 11 A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	PO Rpp RPO Rpp RPO fRPp fIRPp fIPrPp	---AΔΔΔΔ
SWI	Software interrupt; (SP)-2⇒SP; RTN <sub>H</sub> ,RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-2⇒SP; (Y <sub>H</sub> :Y <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-2⇒SP; (X <sub>H</sub> :X <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-2⇒SP; (B:A)⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-1⇒SP; (CCR)⇒M <sub>SP</sub> :1⇒I; (SWI vector)⇒PC	INH	3P	VSPSPSPSP*	---1---
*The CPU also uses VSPSPSPSP for hardware interrupts and unimplemented opcode traps. Reset uses a variation of VIFPP.					
TAB	Transfer A to B; (A)⇒B	INH	18 0E	OO	---AΔΔΔ0-
TAP	Transfer A to CCR; (A)⇒CCR; assembled as TFR A, CCR	INH	E7 02	P	AΔΔΔΔΔΔΔ
TBA	Transfer B to A; (B)⇒A	INH	18 0F	OO	---AΔΔΔ0-
TBEQ <i>abdxy</i> sp,rel <i>8</i>	Test and branch if equal to 0; if (register)=0, then (PC)+2+rel⇒PC	REL (8-bit)	04 1b r:r	PPP (branch) PPO (no branch)	---1---
TBL opr <i>0</i> ,xy <i>sppc</i>	Table lookup and interpolate, 8-bit; (M)+(B)x((M+1)-(M))⇒A	IDX	18 3D xb	ORffff	---AΔΔΔΔ
TBNE <i>abdxy</i> sp,rel <i>8</i>	Test and branch if not equal to 0; if (register)≠0, then (PC)+2+rel⇒PC	REL (8-bit)	04 1b r:r	PPP (branch) PPO (no branch)	---1---
TFR <i>abcdxy</i> sp, <i>abcdxy</i> sp	Transfer register to register; (r1)⇒r2,r1 and r2 same size or \$00:(r1)⇒r2;r1=8-bit;r2=16-bit or (r1 <sub>L</sub> )⇒r2;r1=16-bit;r2=8-bit	INH	E7 eb	P	---1--- or AΔΔΔΔΔΔΔ
TPA	Transfer CCR to A; (CCR)⇒A; assembles as TFR CCR, A	INH	E7 20	P	---1---
TRAP <i>trapnum</i>	Trap unimplemented opcode; (SP)-2⇒SP; RTN <sub>H</sub> ,RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-2⇒SP; (Y <sub>H</sub> :Y <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-2⇒SP; (X <sub>H</sub> :X <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-2⇒SP; (B:A)⇒M <sub>SP</sub> :M <sub>SP+1</sub> ; (SP)-1⇒SP; (CCR)⇒M <sub>SP</sub> :1⇒I, (trap vector)⇒PC	INH	18 tn tn = \$30-\$39 or tn = \$40-\$FF	OVSPSPSPSP	---1---
TST opr <i>16a</i> TST opr <i>0</i> ,xy <i>sppc</i> TST opr <i>8</i> ,xy <i>sppc</i> TST opr <i>16</i> ,xy <i>sppc</i> TST [D,xy <i>sppc</i> ] TST [opr <i>16</i> ,xy <i>sppc</i> ] TSTA TSTB	Test M; (M)-0  Test A; (A)-0 Test B; (B)-0	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	F7 hh 11 E7 xb E7 xb ff E7 xb ee ff E7 xb E7 xb ee ff 97 D7	xPO xPp xPO fRPp fIRPp fIPrPp O O	---AΔΔΔ00

## 68HC12 Cycles

- 68HC12 works on **48 MHz clock**
- A processor cycle takes 2 clock cycles – **P** clock is 24 MHz
- Each processor cycle takes **41.7 ns** (1/24  $\mu$ s) to execute
- An instruction takes from **1 to 12** processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Core Users Guide.
  - For example, **LDAA** using the **IMM** addressing mode shows one CPU cycle (of type P).
  - **LDAA** using the **EXT** addressing mode shows three CPU cycles (of type **rPf**).
  - Section A.27 of the Core Users Guide explains what the HCS12 is doing during each of the different types of CPU cycles.

2000		<b>org \$2000</b>	<i>; Inst</i>	<i>Mode Cycles</i>
2000	c6 0a	<b>ldab #10</b>	<i>; LDAB</i>	<i>(IMM) 1</i>
2002	87	<b>loop: clra</b>	<i>; CLRA</i>	<i>(INH) 1</i>
2003	04 31 fc	<b>dbne b,loop</b>	<i>; DBNE</i>	<i>(REL) 3</i>
2006	3f	<b>swi</b>	<i>; SWI</i>	<i>9</i>

The program executes the **ldab #10** instruction **once** (which takes one cycle). It then goes through loop **10 times** (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

# LDAB

Load B

# LDAB

Operation (M) ⇒ B  
or  
imm ⇒ B

Loads B with either the value in M or an immediate value.

CCR

Effects

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise  
Z: Set if result is \$00; cleared otherwise  
V: Cleared

Code and  
CPU  
Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr <i>l</i>	IMM	C6 <i>ll</i>	P
LDAB opr <i>l</i> <i>sa</i>	DIR	D6 <i>dd</i>	rP <i>l</i>
LDAB opr <i>l</i> <i>sa</i>	EXT	F6 <i>hh ll</i>	rP <i>l</i>
LDAB opr <i>x</i> <i>l</i> ,xy <i>spcc</i>	DX	E6 <i>zb</i>	rP <i>l</i>
LDAB opr <i>x</i> <i>l</i> ,xy <i>spcc</i>	[DX1]	E6 <i>zb ff</i>	rP <i>l</i>
LDAB opr <i>x</i> <i>l</i> <i>6</i> ,xy <i>spcc</i>	[DX2]	E6 <i>zb ee ff</i>	ÉrPP
LDAB [D,xy <i>spcc</i> ]	[DX]	E6 <i>zb</i>	ÉÉrP <i>l</i>
LDAB [opr <i>x</i> <i>l</i> <i>6</i> ,xy <i>spcc</i> ]	[DX2]	E6 <i>zb ee ff</i>	ÉÉrP <i>l</i>

## Assembler Directives

- In order to write an assembly language program it is necessary to use assembler directives.
- These are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
<b>equ</b>	Give a value to a symbol	<b>len: equ 100</b>
<b>org</b>	Set starting value of location counter where code or data will go	<b>org \$1000</b>
<b>dc[.size]</b>	Allocate and initialize storage for variables. Size can be b (byte) or w (two bytes) If no size is specified, b is used	<b>var: dc.b 2,18</b>
<b>ds[.size]</b>	Allocate specified number of storage spaces. size is the same as for dc directive	<b>table: ds.w 10</b>
<b>fcc</b>	Encodes a string of ASCII characters. The first character is the delimiter. The string terminates at the next occurrence of the delimiter	<b>table: fcc "Hello"</b>

### Using labels in assembly programs

A label is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives dc and ds:

```
org    $2000
table1:dc.b  $23,$17,$f2,$a3,$56
table2: ds.b  5
var:   dc.w   $43af
```

The as12 assembler produces a listing file (**.lst**) and a symbol file (**.sym**). Here is the listing file from the assembler:

```
as12, an absolute assembler for Motorola MCU's, version 1.2e

2000                                org    $2000
2000 23 17 f2 a3 56      table1:  dc.b  $23,$17,$f2,$a3,$56
2005                                table2: ds.b  5
200a 43 af              var:     dc.w  $43af

Executed: Sat Jan 15 13:19:23 2008
Total cycles: 0, Total bytes: 7
Total errors: 0, Total warnings: 0
```

Note that **table1** is a name with the value of \$2000, the value of the location counter defined in the **org** directive. Five bytes of data are defined by the **dc.b** directive, so the location counter is increased from \$2000 to \$2005.

**table2** is a name with the value of \$2005. Five bytes of data are set aside for **table2** by the **ds.b 5** directive. The as12 assembler initialized these five bytes of data to all zeros. **var** is a name with the value of \$200a, the first location after **table2**.