

- **AS12 Assembler Directives**
- **A Summary of 9S12 instructions**
- **Disassembly of 9S12 op codes**
- **Huang Section 1.8, Chapter 2**
- **MC9S12 V1.5 Core User Guide Version 1.2, Section 12**
  - A labels is a name assigned the address of the location counter where ithe label is defined
  - Use of `{\tt dc}` and `{\tt ds}` directives
  - A summary of 9S12 instruction
  - How to tell which branch instruction to use

### HC12 Instructions

**1. Data Transfer and Manipulation Instructions** — instructions which move and manipulate data (HCS12 Core Users Guide, Sections 4.3.1, 4.3.2, and 4.3.3).

- Load and Store—load copy of memory contents into a register; store copy of register contents into memory.

**LDAA \$2000** ; Copy contents of address \$2000 into A  
**STD 0,X** ; Copy contents of D to address X and X+1

- Transfer — copy contents of one register to another.

**TBA** ; Copy B to A  
**TFR X,Y** ; Copy X to Y

- Exchange — exchange contents of two registers.

**XGDX** ; Exchange contents of D and X  
**EXG A,B** ; Exchange contents of A and B

- Move — copy contents of one memory location to another.

**MOVB \$2000,\$20A0** ; Copy byte at \$2000 to \$20A0  
**MOVW 2,X+,2,Y+** ; Copy two bytes from address held  
; in X to address held in Y  
; Add 2 to X and Y

**2. Arithmetic Instructions** — addition, subtraction, multiplication, division (HCS12 Core Users Guide, Sections 4.3.4, 4.3.6 and 4.3.10).

**ABA** ; Add B to A; results in A  
**SUBD \$20A1** ; Subtract contents of \$20A1 from D  
**INX** ; Increment X by 1  
**MUL** ; Multiply A by B; results in D

3. Logic and Bit Instructions — perform logical operations (HCS12 Core Users Guide, Sections 4.3.8, 4.3.9, 4.3.11 and 4.3.12).

- Logic Instructions

**ANDA \$2000** ; Logical AND of A with contents of \$2000  
**NEG -2,X** ; Negate (2's comp) contents of address (X-2)  
**LSLA** ; Logical shift left A by 1

- Bit manipulation and test instructions—work with one bit of a register or memory.

**BITA #\$08** ; Check to see if Bit 3 of A is set  
**BSET \$002,\$\$18** ; Set bits 3 and 4 of address \$002

4. Data test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (HCS12 Core Users Guide, Section 4.3.7).

**TSTA** ; (A)-0 -- set flags accordingly  
**CPX #\$8000** ; (X) - \$8000 -- set flags accordingly

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (HCS12 Core Users Guide, Sections 4.3.17 and 4.3.18).

**JMP L1** ; Start executing code at address label L1  
**BEQ L2** ; If Z bit set, go to label L2  
**DBNE X, L3** ; Decrement X; if X not 0 then goto L3  
**BRCLR \$1A,\$\$80,L4** ; If bit 7 of addr \$1A clear, go to label L4

6. Function Call and Interrupt Instructions — initiate or terminate a subroutine; initiate or terminate and interrupt call (HCS12 Core Users Guide, Sections 4.3.18, 4.3.19).

- Subroutine instructions:

**JSR sub1** ; Jump to subroutine sub1  
**RTS** ; Return from subroutine

- Interrupt instructions

**SWI** ; Initiate software interrupt  
**RTI** ; Return from interrupt

7. Load Effective Address Instructions — Put effective address into X, Y or SP (HCS12 Core Users Guide, Section 4.3.22).

**LEAX 5,Y** ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (HCS12 Core Users Guide, Section 4.3.23).

**ANDCC #Sf0** ; Clear *N, Z, C and V* bits of CCR  
**SEV** ; Set *V* bit of CCR

9. Stacking Instructions—push data onto and pull data off of stack (HCS12 Core Users Guide, Section 4.3.21).

**PSHA** ; Push contents of *A* onto stack  
**PULX** ; Pull two top bytes of stack, put into *X*

10. Stop and Wait Instructions — put HC12 into low power mode (HCS12 Core Users Guide, Section 4.3.24).

**STOP** ; Put into lowest power mode  
**WAI** ; Put into low power mode until next interrupt

11. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (HCS12 Core Users Guide, Sections 4.3.5, 4.3.13, 4.3.14, 4.3.15, 4.3.16).

## Disassembly of an HC12 Program

- It is sometimes useful to be able to convert *HC12 op codes* into *mnemonics*.

For example, consider the hex code:

```
ADDR DATA
-----
1000 C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F
```

- To determine the instructions, use Table A-2 of the HCS12 Core Users Guide.
  - If the first byte of the instruction is anything other than **\$18**, use Sheet 1 of 2. From this table, determine the number of bytes of the instruction and the addressing mode. For example, **\$C6** is a two-byte instruction, the mnemonic is **LDAB**, and it uses the **IMM** addressing mode. Thus, the two bytes **C6 05** is the *op code* for the instruction **LDAB #S05**.
  - If the first byte is **\$18**, use Sheet 2 of 2, and do the same thing. For example, **18 06** is a two byte instruction, the mnemonic is **ABA**, and it uses the **INH** addressing mode, so there is no operand. Thus, the two bytes **18 06** is the *op code* for the instruction **ABA**.

– Indexed addressing mode is fairly complicated to disassemble. You need to use Table A-3 to determine the operand. For example, the op code **\$E6** indicates **LDAB indexed**, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte **01** indicates that the operand is 1,X, which is **5-bit constant offset**, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All **9-bit constant offset** instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (**The 9th bit is a direction bit**, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.

– Transfer (**TFR**) and exchange (**EXG**) instructions all have the *op code* **\$B7**. Use Table A-5 to determine whether it is **TFR** or an **EXG**, and to determine which registers are being used. If the most significant bit of the postbyte is **0**, **the instruction is a transfer instruction**.

– Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code **\$04**. To determine which instruction the *op code* **\$04** implies, and whether the branch is positive (forward) or negative (backward), use Table A-6. For example, in the sequence **04 35 EE**, the 04 indicates a loop instruction. The 35 indicates it is a **DBNE X** instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The **EE** indicates a branch of -18 bytes.

Table A-2. CPU12 Opcode Map (Sheet 1 of 2)

00	15	10	20	30	40	50	60	70	80	90	A0	B0	C0	D0	E0	F0
BGND	ANDCC	BRA	PULX	NEGA	NEGB	NEG	NEG	SUBA	SUBA	SUBA	SUBA	SUBB	SUBB	SUBB	SUBB	SUBB
IH	IM	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
01	5	11	21	31	41	51	61	71	81	91	A1	B1	C1	D1	E1	F1
MEM	EDIV	BRN	PULY	COMA	COMB	COM	COM	CMPA	CMPA	CMPA	CMPA	CMPB	CMPB	CMPB	CMPB	CMPB
IH	IH	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
02	1	12	21	32	42	52	62	72	82	92	A2	B2	C2	D2	E2	F2
INY	MUL	BHI	PULA	INCA	INCB	INC	INC	SBCA	SBCA	SBCA	SBCA	SBCB	SBCB	SBCB	SBCB	SBCB
IH	IH	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
03	1	13	23	33	43	53	63	73	83	93	A3	B3	C3	D3	E3	F3
DEY	EMUL	BLS	PULB	DECA	DECB	DEC	DEC	SUBD	SUBD	SUBD	SUBD	ADD	ADD	ADD	ADD	ADD
IH	IH	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
04	3	14	24	34	44	54	64	74	84	94	A4	B4	C4	D4	E4	F4
loop	ORCC	BCC	PSHX	LSRA	LSRB	LSR	LSR	ANDA	ANDA	ANDA	ANDA	ANDB	ANDB	ANDB	ANDB	ANDB
RL	IM	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
05	3-6	15	25	35	45	55	65	75	85	95	A5	B5	C5	D5	E5	F5
JMP	JSR	BSC	PSHY	ROLA	ROLB	ROL	ROL	BITA	BITA	BITA	BITA	BITB	BITB	BITB	BITB	BITB
ID	ID	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
06	3	16	26	36	46	56	66	76	86	96	A6	B6	C6	D6	E6	F6
JMP	JSR	BNE	PSHA	RORA	RORB	ROR	ROR	LDA	LDA	LDA	LDA	LDAB	LDAB	LDAB	LDAB	LDAB
EX	EX	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
07	4	17	27	37	47	57	67	77	87	97	A7	B7	C7	D7	E7	F7
BSR	JSR	BEQ	PSHB	ASRA	ASRB	ASR	ASR	CLRA	TSTA	NOP	TFREXG	CLRB	TSTB	TST	TST	TST
RL	DI	RL	IH	IH	IH	ID	EX	IM	IH	IH	IH	IH	IH	IH	ID	EX
08	1	18	28	38	48	58	68	78	88	98	A8	B8	C8	D8	E8	F8
INX	Page 2	BVC	PULC	ASLA	ASLB	ASL	ASL	EORA	EORA	EORA	EORA	EORB	EORB	EORB	EORB	EORB
IH	-	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
09	1	19	29	39	49	59	69	79	89	99	A9	B9	C9	D9	E9	F9
DEX	LEAY	BVS	PSHC	LSRD	ASLD	CLR	CLR	ADCA	ADCA	ADCA	ADCA	ADCB	ADCB	ADCB	ADCB	ADCB
IH	IH	RL	IH	IH	IH	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
0A	27	1A	2A	3A	4A	5A	6A	7A	8A	9A	AA	BA	CA	DA	EA	FA
RTC	LEAX	BPL	PULD	CALL	STAA	STAA	STAA	ORAA	ORAA	ORAA	ORAA	ORAB	ORAB	ORAB	ORAB	ORAB
IH	ID	RL	IH	EX	DI	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
0B	18	1B	2B	3B	4B	5B	6B	7B	8B	9B	AB	BB	CB	DB	EB	FB
RTI	LEAS	BMI	PSHD	CALL	STAB	STAB	STAB	ADDA	ADDA	ADDA	ADDA	ADDB	ADDB	ADDB	ADDB	ADDB
IH	ID	RL	IH	ID	ID	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
0C	4-6	1C	2C	3C	4C	5C	6C	7C	8C	9C	AC	BC	CC	DC	EC	FC
BSET	BSET	BGE	WAVR	BSET	STD	STD	STD	CPD	CPD	CPD	CPD	LDD	LDD	LDD	LDD	LDD
ID	EX	RL	SP	DI	DI	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
0D	4-6	1D	2D	3D	4D	5D	6D	7D	8D	9D	AD	BD	CD	DD	ED	FD
BCLR	BCLR	BLT	RTS	BCLR	STY	STY	STY	CPY	CPY	CPY	CPY	LDY	LDY	LDY	LDY	LDY
ID	EX	RL	IH	DI	DI	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
0E	4-6	1E	2E	3E	4E	5E	6E	7E	8E	9E	AE	BE	CE	DE	EE	FE
BRSET	BRSET	BGT	WAI	BRSET	STX	STX	STX	CPX	CPX	CPX	CPX	LDX	LDX	LDX	LDX	LDX
ID	EX	RL	IH	DI	DI	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX
0F	4-6	1F	2F	3F	4F	5F	6F	7F	8F	9F	AF	BF	CF	DF	EF	FF
BRCLR	BRCLR	BLE	SWI	BRCLR	STS	STS	STS	CPS	CPS	CPS	CPS	LDS	LDS	LDS	LDS	LDS
ID	EX	RL	IH	DI	DI	ID	EX	IM	DI	DI	EX	IM	DI	DI	ID	EX

Key to Table A-2

Opcode → 00 5 ← Number of HCS12 cycles (‡ indicates HC12 different)  
Mnemonic → BGND  
Address Mode → IH 1 ← Number of bytes

Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

00	MOVW	4	10	IDIV	12	20	LBRA	4	30	TRAP	10	40	TRAP	10	50	TRAP	10	60	TRAP	10	70	TRAP	10	80	TRAP	10	90	TRAP	10	A0	TRAP	10	B0	TRAP	10	C0	TRAP	10	D0	TRAP	10	E0	TRAP	10	F0	TRAP	10				
IM-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
01	MOVW	5	11	FDIV	12	21	LBRN	4	31	TRAP	10	41	TRAP	10	51	TRAP	10	61	TRAP	10	71	TRAP	10	81	TRAP	10	91	TRAP	10	A1	TRAP	10	B1	TRAP	10	C1	TRAP	10	D1	TRAP	10	E1	TRAP	10	F1	TRAP	10				
EX-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
02	MOVW	5	12	EMACS	13	22	LBHI	4/3	32	TRAP	10	42	TRAP	10	52	TRAP	10	62	TRAP	10	72	TRAP	10	82	TRAP	10	92	TRAP	10	A2	TRAP	10	B2	TRAP	10	C2	TRAP	10	D2	TRAP	10	E2	TRAP	10	F2	TRAP	10				
ID-ID	4	IH	2	SP	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
03	MOVW	5	13	EMULS	13	23	LBS	4/3	33	TRAP	10	43	TRAP	10	53	TRAP	10	63	TRAP	10	73	TRAP	10	83	TRAP	10	93	TRAP	10	A3	TRAP	10	B3	TRAP	10	C3	TRAP	10	D3	TRAP	10	E3	TRAP	10	F3	TRAP	10				
IM-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
04	MOVW	6	14	EDIVS	12	24	LBCC	4/3	34	TRAP	10	44	TRAP	10	54	TRAP	10	64	TRAP	10	74	TRAP	10	84	TRAP	10	94	TRAP	10	A4	TRAP	10	B4	TRAP	10	C4	TRAP	10	D4	TRAP	10	E4	TRAP	10	F4	TRAP	10				
EX-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
05	MOVW	5	15	IDIVS	12	25	LBCS	4/3	35	TRAP	10	45	TRAP	10	55	TRAP	10	65	TRAP	10	75	TRAP	10	85	TRAP	10	95	TRAP	10	A5	TRAP	10	B5	TRAP	10	C5	TRAP	10	D5	TRAP	10	E5	TRAP	10	F5	TRAP	10				
ID-EX	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
06	ABA	4	16	SBA	4	26	LBNE	4/3	36	TRAP	10	46	TRAP	10	56	TRAP	10	66	TRAP	10	76	TRAP	10	86	TRAP	10	96	TRAP	10	A6	TRAP	10	B6	TRAP	10	C6	TRAP	10	D6	TRAP	10	E6	TRAP	10	F6	TRAP	10				
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
07	DAA	3	17	CBA	4	27	LBEC	4/3	37	TRAP	10	47	TRAP	10	57	TRAP	10	67	TRAP	10	77	TRAP	10	87	TRAP	10	97	TRAP	10	A7	TRAP	10	B7	TRAP	10	C7	TRAP	10	D7	TRAP	10	E7	TRAP	10	F7	TRAP	10				
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
08	MOVW	4	18	MAXA	4-7	28	LBVC	4/3	38	TRAP	10	48	TRAP	10	58	TRAP	10	68	TRAP	10	78	TRAP	10	88	TRAP	10	98	TRAP	10	A8	TRAP	10	B8	TRAP	10	C8	TRAP	10	D8	TRAP	10	E8	TRAP	10	F8	TRAP	10				
IM-ID	4	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
09	MOVW	5	19	MINA	4-7	29	LBSV	4/3	39	TRAP	10	49	TRAP	10	59	TRAP	10	69	TRAP	10	79	TRAP	10	89	TRAP	10	99	TRAP	10	A9	TRAP	10	B9	TRAP	10	C9	TRAP	10	D9	TRAP	10	E9	TRAP	10	F9	TRAP	10				
EX-ID	5	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0A	MOVW	5	1A	EMAXD	4-7	2A	LBPL	4/3	3A	REV	†3n	4A	TRAP	10	5A	TRAP	10	6A	TRAP	10	7A	TRAP	10	8A	TRAP	10	9A	TRAP	10	AA	TRAP	10	BA	TRAP	10	CA	TRAP	10	DA	TRAP	10	EA	TRAP	10	FA	TRAP	10				
ID-ID	4	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0B	MOVW	4	1B	EMIND	4-7	2B	LBMI	4/3	3B	REVW	†5n/3n	4B	TRAP	10	5B	TRAP	10	6B	TRAP	10	7B	TRAP	10	8B	TRAP	10	9B	TRAP	10	AB	TRAP	10	BB	TRAP	10	CB	TRAP	10	DB	TRAP	10	EB	TRAP	10	FB	TRAP	10				
IM-EX	5	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0C	MOVW	6	1C	MAXM	4-7	2C	LBGE	4/3	3C	WAV	†7B	4C	TRAP	10	5C	TRAP	10	6C	TRAP	10	7C	TRAP	10	8C	TRAP	10	9C	TRAP	10	AC	TRAP	10	BC	TRAP	10	CC	TRAP	10	DC	TRAP	10	EC	TRAP	10	FC	TRAP	10				
EX-EX	6	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0D	MOVW	5	1D	MINM	4-7	2D	LBTL	4/3	3D	TBL	†8	4D	TRAP	10	5D	TRAP	10	6D	TRAP	10	7D	TRAP	10	8D	TRAP	10	9D	TRAP	10	AD	TRAP	10	BD	TRAP	10	CD	TRAP	10	DD	TRAP	10	ED	TRAP	10	FD	TRAP	10				
ID-EX	5	ID	3-5	RL	4	ID	3	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0E	TAB	2	1E	EMAXM	4-7	2E	LBGT	4/3	3E	STOP	†8	4E	TRAP	10	5E	TRAP	10	6E	TRAP	10	7E	TRAP	10	8E	TRAP	10	9E	TRAP	10	AE	TRAP	10	BE	TRAP	10	CE	TRAP	10	DE	TRAP	10	EE	TRAP	10	FE	TRAP	10				
IH	2	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0F	TBA	2	1F	EMINM	4-7	2F	LBLE	4/3	3F	ETBL	†8	4F	TRAP	10	5F	TRAP	10	6F	TRAP	10	7F	TRAP	10	8F	TRAP	10	9F	TRAP	10	AF	TRAP	10	BF	TRAP	10	CF	TRAP	10	DF	TRAP	10	EF	TRAP	10	FF	TRAP	10				
IH	2	ID	3-5	RL	4	ID	3	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2

\* The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.


‡ Refer to instruction summary for different HC12 cycle count.

Page 2: When the CPU encounters a page 2 opcode (\$

**Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)**

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,X+ post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,Y+ post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,X+ post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,Y+ post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,X+ post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,Y+ post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,X+ post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,Y+ post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indirect	F7	[D,SP] D indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,X- post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,Y- post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,X- post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,Y- post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,X- post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,Y- post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b const	FA	n,PC 16b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,X- post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,Y- post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,X- post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,Y- post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,X- post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,Y- post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,X- post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,Y- post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,X- post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,Y- post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indirect	FF	[D,PC] D indirect

**Key to Table A-3**



**Table A-5. Transfer and Exchange Postbyte Encoding**

TRANSFERS									
↓ LS	MS⇒	0	1	2	3	4	5	6	7
0		A ⇒ A	B ⇒ A	CCR ⇒ A	TMP3 <sub>L</sub> ⇒ A	B ⇒ A	X <sub>L</sub> ⇒ A	Y <sub>L</sub> ⇒ A	SP <sub>L</sub> ⇒ A
1		A ⇒ B	B ⇒ B	CCR ⇒ B	TMP3 <sub>L</sub> ⇒ B	B ⇒ B	X <sub>L</sub> ⇒ B	Y <sub>L</sub> ⇒ B	SP <sub>L</sub> ⇒ B
2		A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 <sub>L</sub> ⇒ CCR	B ⇒ CCR	X <sub>L</sub> ⇒ CCR	Y <sub>L</sub> ⇒ CCR	SP <sub>L</sub> ⇒ CCR
3		sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4		sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D ⇒ D	X ⇒ D	Y ⇒ D	SP ⇒ D
5		sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D ⇒ X	X ⇒ X	Y ⇒ X	SP ⇒ X
6		sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D ⇒ Y	X ⇒ Y	Y ⇒ Y	SP ⇒ Y
7		sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	X ⇒ SP	Y ⇒ SP	SP ⇒ SP


EXCHANGES									
↓ LS	MS⇒	8	9	A	B	C	D	E	F
0		A ⇔ A	B ⇔ A	CCR ⇔ A	TMP3 <sub>L</sub> ⇔ A \$00:A ⇔ TMP3	B ⇔ A A ⇔ B	X <sub>L</sub> ⇔ A \$00:A ⇔ X	Y <sub>L</sub> ⇔ A \$00:A ⇔ Y	SP <sub>L</sub> ⇔ A \$00:A ⇔ SP
1		A ⇔ B	B ⇔ B	CCR ⇔ B	TMP3 <sub>L</sub> ⇔ B \$FF:B ⇔ TMP3	B ⇔ B \$FF:A ⇔ A	X <sub>L</sub> ⇔ B \$FF:B ⇔ X	Y <sub>L</sub> ⇔ B \$FF:B ⇔ Y	SP <sub>L</sub> ⇔ B \$FF:B ⇔ SP
2		A ⇔ CCR	B ⇔ CCR	CCR ⇔ CCR	TMP3 <sub>L</sub> ⇔ CCR \$FF:CCR ⇔ TMP3	B ⇔ CCR \$FF:CCR ⇔ D	X <sub>L</sub> ⇔ CCR \$FF:CCR ⇔ X	Y <sub>L</sub> ⇔ CCR \$FF:CCR ⇔ Y	SP <sub>L</sub> ⇔ CCR \$FF:CCR ⇔ SP
3		\$00:A ⇔ TMP2 TMP2 <sub>L</sub> ⇔ A	\$00:B ⇔ TMP2 TMP2 <sub>L</sub> ⇔ B	\$00:CCR ⇔ TMP2 TMP2 <sub>L</sub> ⇔ CCR	TMP3 ⇔ TMP2	D ⇔ TMP2	X ⇔ TMP2	Y ⇔ TMP2	SP ⇔ TMP2
4		\$00:A ⇔ D	\$00:B ⇔ D	\$00:CCR ⇔ D B ⇔ CCR	TMP3 ⇔ D	D ⇔ D	X ⇔ D	Y ⇔ D	SP ⇔ D
5		\$00:A ⇔ X X <sub>L</sub> ⇔ A	\$00:B ⇔ X X <sub>L</sub> ⇔ B	\$00:CCR ⇔ X X <sub>L</sub> ⇔ CCR	TMP3 ⇔ X	D ⇔ X	X ⇔ X	Y ⇔ X	SP ⇔ X
6		\$00:A ⇔ Y Y <sub>L</sub> ⇔ A	\$00:B ⇔ Y Y <sub>L</sub> ⇔ B	\$00:CCR ⇔ Y Y <sub>L</sub> ⇔ CCR	TMP3 ⇔ Y	D ⇔ Y	X ⇔ Y	Y ⇔ Y	SP ⇔ Y
7		\$00:A ⇔ SP SP <sub>L</sub> ⇔ A	\$00:B ⇔ SP SP <sub>L</sub> ⇔ B	\$00:CCR ⇔ SP SP <sub>L</sub> ⇔ CCR	TMP3 ⇔ SP	D ⇔ SP	X ⇔ SP	Y ⇔ SP	SP ⇔ SP

TMP2 and TMP3 registers are for factory use only.

**Table A-6. Loop Primitive Postbyte Encoding (1b)**

00 DBEQ (+) A	10 DBEQ (-) A	20 DBNE (+) A	30 DBNE (-) A	40 TBEQ (+) A	50 TBEQ (-) A	60 TSNE (+) A	70 TSNE (-) A	80 IBEQ (+) A	90 IBEQ (-) A	A0 IBNE (+) A	B0 IBNE (-) A
01 DBEQ (+) B	11 DBEQ (-) B	21 DBNE (+) B	31 DBNE (-) B	41 TBEQ (+) B	51 TBEQ (-) B	61 TSNE (+) B	71 TSNE (-) B	81 IBEQ (+) B	91 IBEQ (-) B	A1 IBNE (+) B	B1 IBNE (-) B
02 —	12 —	22 —	32 —	42 —	52 —	62 —	72 —	82 —	92 —	A2 —	B2 —
03 —	13 —	23 —	33 —	43 —	53 —	63 —	73 —	83 —	93 —	A3 —	B3 —
04 DBEQ (+) D	14 DBEQ (-) D	24 DBNE (+) D	34 DBNE (-) D	44 TBEQ (+) D	54 TBEQ (-) D	64 TSNE (+) D	74 TSNE (-) D	84 IBEQ (+) D	94 IBEQ (-) D	A4 IBNE (+) D	B4 IBNE (-) D
05 DBEQ (+) X	15 DBEQ (-) X	25 DBNE (+) X	35 DBNE (-) X	45 TBEQ (+) X	55 TBEQ (-) X	65 TSNE (+) X	75 TSNE (-) X	85 IBEQ (+) X	95 IBEQ (-) X	A5 IBNE (+) X	B5 IBNE (-) X
06 DBEQ (+) Y	16 DBEQ (-) Y	26 DBNE (+) Y	36 DBNE (-) Y	46 TBEQ (+) Y	56 TBEQ (-) Y	66 TSNE (+) Y	76 TSNE (-) Y	86 IBEQ (+) Y	96 IBEQ (-) Y	A6 IBNE (+) Y	B6 IBNE (-) Y
07 DBEQ (+) SP	17 DBEQ (-) SP	27 DBNE (+) SP	37 DBNE (-) SP	47 TBEQ (+) SP	57 TBEQ (-) SP	67 TSNE (+) SP	77 TSNE (-) SP	87 IBEQ (+) SP	97 IBEQ (-) SP	A7 IBNE (+) SP	B7 IBNE (-) SP

**Key to Table A-6**





- Use up all the bytes for one instruction, then go on to the next instruction.

<b>C6 05</b>	<b>⇒ LDAA #\$05</b>	two-byte LDAA, IMM addressing mode
<b>CE 20 00</b>	<b>⇒ LDX #\$2000</b>	three-byte LDX, IMM addressing mode
<b>E6 01</b>	<b>⇒ LDAB 1,X</b>	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
<b>18 06</b>	<b>⇒ ABA</b>	two-byte ABA, INH addressing mode
<b>04 35 EE</b>	<b>⇒ DBNE X,(-18)</b>	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
<b>3F</b>	<b>⇒ SWI</b>	one-byte SWI, INH addressing mode