

- **Addition and Subtraction of Hexadecimal Numbers**
- **Simple assembly language programming**
- **Huang, Section 2.2**
- **HC12 Addressing Modes**
- **Huang, Sections 1.6 and 1.7**
 - A simple Assembly Language Program
 - Assembling an Assembly Language Program
 - Simple 9S12 programs
 - Hex code generated from a simple 9S12 program
 - Things you need to know for 9S12 assembly language programming
 - HC12 Addressing Modes
 - Inherent, Extended, Direct, Immediate, Indexed, and Relative Modes
 - Summary of 9S12 Addressing Modes

Assembling an Assembly Language Program

- A computer program called an assembler can convert an assembly language program into machine code.
- The assembler we use in class is a commercial compiler from Freescale called CodeWarrior.
- How to use CodeWarrior is discussed in Lab 1 and in Huang.
- The assembler will produce a file called **main.lst**, which shows the machine code generated.

Freescale HC12-Assembler
(c) Copyright Freescale 1987-2009

Abs.	Rel.	Loc	Obj. code	Source line
----	----	-----	-----	-----
1	1			
2	2	0000 2000		prog equ \$2000 ; Start program at 0x2000
3	3	0000 1000		data equ \$1000 ; Data value at 0x1000
4	4			
5	5			org prog
6	6			
7	7	a002000 B610 00		ldaa input
8	8	a002003 42		inca
9	9	a002004 7A10 01		staa result
10	10	a002007 3F		swi
11	11			
12	12			org data
13	13	a001000 A2		input: dc.b \$A2
14	14	a001001		result: ds.b 1

This will produce a file called Project.abs.s19.

```
S06B0000433A5C446F63756D656E747320616E642053657474696E6773
S1051000A20048
S10B2000B61000427A10013F02
S9030000FC
```

We can load into the MC9S12.

```
S1051000A20048
S10B2000B61000427A10013F02
S9030000FC
```

- The first line of the S19 file starts with a S0: the **S0** indicates that it **is the first line**.
- The last line of the S19 file starts with a S9: the **S9** indicates that it **is the last line**.
- The other lines begin with a S1: the **S1** indicates these lines **are data** to be loaded into the MC9S12 memory.

- Here is the second line (with some spaces added):

S1 0B 2000 B6 1000 42 7A 1001 3F 02

- On the second line, the S1 is followed by a **0B**. This tells the loader that there this line has 11 (0x0B) bytes of data follow.
- The count 0B is followed by **2000**. This tells the loader that the data (program) should be put into memory starting with address 0x2000.
- The next 16 hex numbers B61000427A10013F are the 8 bytes to be loaded into memory. You should be able to find these bytes in the **main.lst** file.
- The last two hex numbers, **0x02**, is a one byte checksum, which the loader can use to make sure the data was loaded correctly.

Freescall HC12-Assembler

(c) Copyright Freescall 1987-2009

Abs.	Rel.	Loc	Obj. code	Source line
----	----	-----	-----	-----
1	1			
2	2	0000 2000		prog equ \$2000 ; Start program at 0x2000
3	3	0000 1000		data equ \$1000 ; Data value at 0x1000
4	4			
5	5			org prog
6	6			
7	7	a002000 B610 00		ldaa input
8	8	a002003 42		inca
9	9	a002004 7A10 01		staa result
10	10	a002007 3F		swi
11	11			
12	12			org data
13	13	a001000 A2		input: dc.b \$A2
14	14	a001001		result: ds.b 1

What will program do?

- ldaa input : Load contents of 0x1000 into A
(0xA2 into A)
- inca : Increment A
(0xA2 + 1 = 0xA3 -> A)
- staa result : Store contents of A to address 0x1001
(0xA3 -> adress 0x1001)
- swi : Software interrupt (Return control to DDebug-12 Monitor)

Simple Programs for the MC9S12

A simple MC9S12 program fragment

```
org    $2000
ldaa  $1000
staa  $1001
```


A simple MC9S12 program with assembler directives

```
prog: equ    $2000
data: equ    $1000

        org    prog
        ldaa  input
        asra
        staa  result
        swi

input:   org    data
        dc.b $07
result:  ds.b 1
```

MC9S12 Programming Model — The registers inside the MC9S12 CPU the programmer needs to know about



Things you need to know to write MC9S12 assembly language programs

HC12 Assembly Language Programming

Programming Model

MC9S12 Instructions

Addressing Modes

Assembler Directives

Addressing Modes for the HCS12

- Almost all HCS12 instructions operate on memory
- The address of the data an instruction operates on is called the effective address of that instruction.
- Each instruction has information which tells the HCS12 the address of the data in memory it operates on.
- The addressing mode of the instruction tells the HCS12 how to figure out the effective address for the instruction.

- Each HCS12 instructions consists of a one or two byte op code which tells the HCS12 what to do and what addressing mode to use, followed, when necessary by one or more bytes which tell the HCS12 how to determine the effective address.

- All two-byte op codes begin with an \$18.

- For example, the LDAA instruction has 4 different op codes, one for each of the 4 different addressing modes.

Core User Guide — S12CPU15UG V1.2

LDAA

Load A

LDAA

Operation (M) ⇒ A
or
imm ⇒ A

Loads A with either the value in M or an immediate value.

CCR Effects

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAA #opr8i	IMM	86 ii	P
LDAA opr8a	DIR	96 dd	rPf
LDAA opr16a	EXT	B6 hh ll	rPO
LDAA oprx0_xysppc	IDX	A6 xb	rPf
LDAA oprx9_xysppc	IDX1	A6 xb ff	rPO
LDAA oprx16_xysppc	IDX2	A6 xb ee ff	frPP
LDAA [D,xysppc]	[D,IDX]	A6 xb	fIfrPf
LDAA [oprx16,xysppc]	[IDX2]	A6 xb ee ff	fIPrPf

The HCS12 has 6 addressing modes

Most of the HC12's instructions access data in memory
There are several ways for the HC12 to determine which address to access

Effective address:

Memory address used by instruction

Addressing mode:

How the HC12 calculates the effective address

HC12 ADDRESSING MODES:

INH Inherent

IMM Immediate

DIR Direct

EXT Extended

REL Relative (used only with branch instructions)

IDX Indexed (won't study indirect indexed mode)

The Inherent (INH) addressing mode

Instructions which work only with registers inside ALU

ABA ; Add B to A $(A) + (B) \rightarrow A$
18 06


CLRA ; Clear A $0 \rightarrow A$
87

ASRA ; Arithmetic Shift Right A
47

TSTA ; Test A $(A) - 0x00$ Set CCR
97

The HC12 does not access memory

There is no effective address



The Extended (EXT) addressing mode


Instructions which give the 16-bit address to be accessed

LDAA \$1000 ; (\$1000) → A
B6 10 00 Effective Address: \$1000

LDX \$1001 ; (\$1001:\$1002) → X
FE 10 01 Effective Address: \$1001

STAB \$1003 ; (B) → \$1003
7B 10 03 Effective Address: \$1003

Effective address is specified by the two bytes following op code



The Direct (DIR) addressing mode


Direct (DIR) Addressing Mode

Instructions which give 8 LSB of address (8 MSB all 0)

LDAA \$20 ; (\$0020) → A
96 20 Effective Address: \$0020

STX \$21 ; (X) → \$0021:\$0022
5E 21 Effective Address: \$0021

8 LSB of effective address is specified by byte following op code



The Immediate (IMM) addressing mode

Value to be used is part of instruction


LDAA #\$17 ; \$17 → A

B6 17 Effective Address: PC + 1

ADDA #10 ; (A) + \$0A → A

8B 0A Effective Address: PC + 1

Effective address is the address following the op code



The Indexed (IDX, IDX1, IDX2) addressing mode

Effective address is obtained from X or Y register (or SP or PC)

Simple Forms


LDAA 0,X ; Use (X) as address to get value to put in A
A6 00 Effective address: contents of X

ADDA 5,Y ; Use (Y) + 5 as address to get value to add to
AB 45 Effective address: contents of Y + 5

More Complicated Forms

INC 2,X- ; Post-decrement Indexed
; Increment the number at address (X),
; then subtract 2 from X
62 3E Effective address: contents of X

INC 4,+X ; Pre-increment Indexed
; Add 4 to X
; then increment the number at address (X)
62 23 Effective address: contents of X + 4



Different types of indexed addressing modes
(Note: We will not discuss indirect indexed mode)

INDEXED ADDRESSING MODES
(Does not include indirect modes)

	Example	Effective Address	Offset	Value in X After Done	Registers To Use
Constant Offset	LDA n, X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	LDA -n, X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postincrement	LDA n, X+	(X)	1 to 8	(X)+n	X, Y, SP
Preincrement	LDA n, +X	(X)+n	1 to 8	(X)+n	X, Y, SP
Postdecrement	LDA n, X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	LDA n, -X	(X)-n	1 to 8	(X)-n	X, Y, SP
ACC Offset	LDA A, X LDA B, X LDA D, X	(X)+(A) (X)+(B) (X)+(D)	0 to FF 0 to FF 0 to FFFF	(X)	X, Y, SP, PC

The data books list three different types of indexed modes:

- Table 4.2 of the **Core Users Guide** shows details
- **IDX:** One byte used to specify address
 - Called the postbyte
 - Tells which register to use
 - Tells whether to use autoincrement or autodecrement
 - Tells offset to use
- **IDX1:** Two bytes used to specify address
 - First byte called the postbyte
 - Second byte called the extension
 - Postbyte tells which register to use, and sign of offset
 - Extension tells size of offset
- **IDX2:** Three bytes used to specify address
 - First byte called the postbyte
 - Next two bytes called the extension
 - Postbyte tells which register to use
 - Extension tells size of offset

Table 3-1. M68HC12 Addressing Mode Summary

Addressing Mode	Source Format	Abbreviation	Description
Inherent	INST (no externally supplied operands)	INH	Operands (if any) are in CPU registers
Immediate	INST #opr8i or INST #opr16i	IMM	Operand is included in instruction stream 8- or 16-bit size implied by context
Direct	INST opr8a	DIR	Operand is the lower 8 bits of an address in the range \$0000-\$00FF
Extended	INST opr16a	EXT	Operand is a 16-bit address
Relative	INST rel8 or INST rel16	REL	An 8-bit or 16-bit relative offset from the current pc is supplied in the instruction
Indexed (5-bit offset)	INST oprx5,xysp	IDX	5-bit signed constant offset from X, Y, SP, or PC
Indexed (pre-decrement)	INST oprx3,-xys	IDX	Auto pre-decrement x, y, or sp by 1 - 8
Indexed (pre-increment)	INST oprx3,+xys	IDX	Auto pre-increment x, y, or sp by 1 - 8
Indexed (post-decrement)	INST oprx3,xys-	IDX	Auto post-decrement x, y, or sp by 1 - 8
Indexed (post-increment)	INST oprx3,xys+	IDX	Auto post-increment x, y, or sp by 1 - 8
Indexed (accumulator offset)	INST abd,xysp	IDX	Indexed with 8-bit (A or B) or 16-bit (D) accumulator offset from X, Y, SP, or PC
Indexed (9-bit offset)	INST oprx9,xysp	IDX1	9-bit signed constant offset from X, Y, SP, or PC (lower 8 bits of offset in one extension byte)
Indexed (16-bit offset)	INST oprx16,xysp	IDX2	16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (16-bit offset)	INST [oprx16,xysp]	[IDX2]	Pointer to operand is found at... 16-bit constant offset from X, Y, SP, or PC (16-bit offset in two extension bytes)
Indexed-Indirect (D accumulator offset)	INST [D,xysp]	[D,IDX]	Pointer to operand is found at... X, Y, SP, or PC plus the value in D

