

#### Exam II Review April 2017

#### Introduction to the MC9S12 Timer Subsystem

The MC9S12 has a 16-bit counter that runs with a 24 MHz.

The clock starts at 0x0000, counts up until it gets to 0xFFFF.

It takes 2.7307 ms (65,536 counts/24,000,000 counts/sec) for the counter to count from 0x0000 to 0xFFFF and roll over to 0x0000.



**Registers used to enable Timer Overflow** 





Figure 3-11 Timer System Control Register 2 (TSCR2)





Figure 3-13 Main Timer Interrupt Flag 2 (TFLG2)

Code needed to use the timer overflow:

```
...
                          /* Disable interrupts */
asm(sei);
                          /* Turn on timer */
TSCR1 = 0x80;
                          /* Enable timer overflow interrupt, set */
TSCR2 = 0x85;
                          /* prescaler */
                          /* Clear timer interrupt flag */
TFLG2 = 0x80;
UserTimerOvf = (unsigned short)&toi_isr;
asm(cli);
                          /* Enable interrupts (clear I bit) */
while (1)
{
      /* Put code here to do things */
}
•••
void interrupt toi_isr(void)
{
      TFLG2 = 0x80;
                                       /* Clear timer interrupt flag */
}
```



By setting prescaler bits PR2,PR1,PR0 of TSCR2 you can slow down the clock:

| PR  | Divide | Freq       | Overflow Rate |
|-----|--------|------------|---------------|
| 000 | 1      | 24 MHz     | 2.7307 ms     |
| 001 | 2      | 12 MHz     | 5.4613 ms     |
| 010 | 4      | 6 MHz      | 10.9227 ms    |
| 011 | 8      | 3 MHz      | 21.8453 ms    |
| 100 | 16     | 1.5 MHz    | 43.6907 ms    |
| 101 | 32     | 0.75 MHz   | 87.3813 ms    |
| 110 | 64     | 0.375 MHz  | 174.7627 ms   |
| 111 | 128    | 0.1875 MHz | z 349.5253 ms |

## **Interrupt vectors for the HCS12**

The interrupt vectors for the MC9S12DP256 are located in memory from 0xFF80 to 0xFFFF.

These vectors are programmed into Flash EEPROM and are very difficult to change

DBug12 redirects the interrupts to a region of RAM where they are easy to change

For example, when the MC9S12 gets a TOF interrupt:

– It loads the PC with the contents of **0xFFDE** and **0xFFDF**.

– The program at that address tells the MC9S12 to look at address **0x3E5E** and **0x3E5F**.



For C programs, the vectors are defined in the file vectors12.h. Here is the define statement for the TOF:

#define UserTimerOvf \_VEC16(47) /\* Maps to 0x3E5E \*/



| Interrupt                 | Specific                  | General | Normal     | DBug-12    |
|---------------------------|---------------------------|---------|------------|------------|
| _                         | Mask                      | Mask    | Vector     | Vector     |
| SPI2                      | SP2CR1 (SPIE, SPTIE)      | I       | FFBC, FFBD | 3E3C, 3E3D |
| SPI1                      | SP1CR1 (SPIE, SPTIE)      | I       | FFBE, FFBF | SESE, SESF |
| IIC                       | IBCR (IBIR)               | I       | FFCO, FFC1 | 3E40, 3E41 |
| BDLC                      | DLCBCR (IE)               | I       | FFC2, FFC3 | 3E42, 3E43 |
| CRG Self Clock Mode       | CRGINT (SCMIE)            | I       | FFC4, FFC5 | 3E44, 3E45 |
| CRG Lock                  | CRGINT (LOCKIE)           | I       | FFC6, FFC7 | 3E46, 3E47 |
| Pulse Acc B Overflow      | PBCTL (PBOVI)             | Ι       | FFC8, FFC9 | 3E48, 3E49 |
| Mod Down Ctr UnderFlow    | MCCTL (MCZI)              | I       | FFCA, FFCB | 3E4A, 3E4B |
| Port H                    | PTHIF (PTHIE)             | Ι       | FFCC, FFCD | 3E4C, 3E4D |
| Port J                    | PTJIF (PTJIE)             | I       | FFCE, FFCF | 3E4E, 3E4F |
| ATD1                      | ATD1CTL2 (ASCIE)          | I       | FFDO, FFD1 | 3E50, 3E51 |
| ATDO                      | ATDOCTL2 (ASCIE)          | Ι       | FFD2, FFD3 | 3E52, 3E53 |
| SCI1                      | SC1CR2                    | I       | FFD4, FFD5 | 3E54, 3E55 |
|                           | (TIE, TCIE, RIE, ILIE)    |         |            |            |
| SCIO                      | SCOCR2                    | I       | FFD6, FFD7 | 3E56, 3E57 |
|                           | (TIE, TCIE, RIE, ILIE)    |         |            |            |
| SPIO                      | SPOCR1 (SPIE)             | I       | FFD8, FFD9 | 3E58, 3E59 |
| Pulse Acc A Edge          | PACTL (PAI)               | I       | FFDA, FFDB | 3E5A, 3E5B |
| Pulse Acc A Overflow      | PACTL (PAOVI)             | I       | FFDC, FFDD | 3E5C, 3E5D |
| Enh Capt Timer Overflow   | TSCR2 (TOI)               | I       | FFDE, FFDF | SESE, SESF |
| Enh Capt Timer Channel 7  | TIE (C7I)                 | I       | FFEO, FFE1 | 3E60, 3E61 |
| Enh Capt Timer Channel 6  | TIE (CGI)                 | I       | FFE2, FFE3 | 3E62, 3E63 |
| Enh Capt Timer Channel 5  | TIE (C5I)                 | I       | FFE4, FFE5 | 3E64, 3E65 |
| Enh Capt Timer Channel 4  | TIE (C4I)                 | I       | FFE6, FFE7 | 3E66, 3E67 |
| Enh Capt Timer Channel 3  | TIE (C3I)                 | I       | FFE8, FFE9 | 3E68, 3E69 |
| Enh Capt Timer Channel 2  | TIE (C2I)                 | I       | FFEA, FFEB | 3E6A, 3E6B |
| Enh Capt Timer Channel 1  | TIE (C1I)                 | I       | FFEC, FFED | 3E6C, 3E6D |
| Enh Capt Timer Channel 0  | TIE (COI)                 | I       | FFEE, FFEF | SEGE, SEGF |
| Real Time                 | CRGINT (RTIE)             | Ι       | FFF0, FFF1 | 3E70, 3E71 |
| IRQ                       | IRQCR (IRQEN)             | I       | FFF2, FFF3 | 3E72, 3E73 |
| XIRQ                      | (None)                    | X       | FFFF, FFFF | 3E74, 3E75 |
| SWI                       | (None)                    | (None)  | FFF6, FFF7 | 3E76, 3E77 |
| Unimplemented Instruction | (None)                    | (None)  | FFF8, FFF9 | 3E78, 3E79 |
| COP Failure               | COPCTL                    | (None)  | FFFA, FFFB | 3E7A, 3E7B |
|                           | (CR2-CR0 COP Rate Select) |         |            |            |
| COP Clock Moniotr Fail    | PLLCTL (CME, SCME)        | (None)  | FFFC, FFFD | 3E7C, 3E7D |
| Reset                     | (None)                    | (None)  | FFFE, FFFF | SETE, SETF |



#### The Real Time Interrupt

Like the Timer Overflow Interrupt, the Real Time Interrupt allows you to interrupt the processor at a regular interval.



Registers you need to work with RTIs are:

| RTIF | FORF | 0 | LOCKIF | LOCK | TRACK | SCMIF | SCM | 0x0037 | CREELG |
|------|------|---|--------|------|-------|-------|-----|--------|--------|
|      |      |   |        |      |       |       |     |        |        |

| RTTE 0 | 0 | LOCKIE | 0 | 0 | SOMIE | 0 | 0x0038 | CRGINI |
|--------|---|--------|---|---|-------|---|--------|--------|
|--------|---|--------|---|---|-------|---|--------|--------|

| 0 RIR6 RIR5 RIR4 RIR3 RIR2 RIR1 RIR0 0x003B RII0 | 0 | RIR6 | RIR5 | RIR4 | RIR3 | RIR2 | RIR1 | RIR0 | 0x003B | REIC |
|--|---|------|------|------|------|------|------|------|--------|------|
|--|---|------|------|------|------|------|------|------|--------|------|



The following table shows all possible values, in ms, selectable by the RTICTL register (assuming a 8 MHz oscillator):

| RTR 3:0  |     |       |       |       | RTR 6:4 |        |        |         |
|----------|-----|-------|-------|-------|---------|--------|--------|---------|
|          | 000 | 001   | 010   | 011   | 100     | 101    | 110    | 111     |
|          | (0) | (1)   | (2)   | (3)   | (4)     | (5)    | (6)    | (7)     |
| 0000 (0) | Off | 0.128 | 0.256 | 0.512 | 1.024   | 2.048  | 4.096  | 8.192   |
| 0001 (1) | Off | 0.256 | 0.512 | 1.204 | 2.048   | 4.096  | 8.192  | 16.384  |
| 0010 (2) | Off | 0.384 | 0.768 | 1.536 | 3.072   | 6.144  | 12.288 | 24.576  |
| 0011 (3) | Off | 0.512 | 1.024 | 2.048 | 4.096   | 8.192  | 16.384 | 32.768  |
| 0100 (4) | Off | 0.640 | 1.280 | 2.560 | 5.120   | 10.240 | 20.480 | 40.960  |
| 0101 (5) | Off | 0.768 | 1.536 | 3.072 | 6.144   | 12.288 | 24.570 | 49.152  |
| 0110 (6) | Off | 0.896 | 1.792 | 3.584 | 7.168   | 14.336 | 28.672 | 57.344  |
| 0111 (7) | Off | 1.024 | 2.048 | 4.096 | 8.192   | 16.384 | 32.768 | 65.536  |
| 1000 (8) | Off | 1.152 | 2.304 | 4.608 | 9.216   | 18.432 | 36.864 | 73.728  |
| 1001 (9) | Off | 1.280 | 2.560 | 5.120 | 10.240  | 20.480 | 40.960 | 81.920  |
| 1010 (A) | Off | 1.408 | 2.816 | 5.632 | 11.264  | 22.528 | 45.056 | 90.112  |
| 1011 (B) | Off | 1.536 | 3.072 | 6.144 | 12.288  | 24.576 | 49.152 | 98.304  |
| 1100 (C) | Off | 1.664 | 3.328 | 6.656 | 13.312  | 26.624 | 53.248 | 106.496 |
| 1101 (D) | Off | 1.729 | 3.584 | 7.168 | 14.336  | 28.672 | 57.344 | 114.688 |
| 1110 (E) | Off | 1.920 | 3.840 | 7.680 | 15.360  | 30.720 | 61.440 | 122.880 |
| 1111 (F) | Off | 2.048 | 4.096 | 8.192 | 16.384  | 32.768 | 65.536 | 131.072 |

Code needed to use the real time interrupt

...

```
/* Disable interrupts
asm(sei);
RTICTL = 0x63;
                         /* Set rate to 16.384 ms */
CRGINT = 0x80;
                         /* Enable RTI interrupts */
CRGFLG = 0x80;
                         /* Clear RTI Flag */
UserRTI = (unsigned short) &rti_isr;
                         /* Enable interrupts */
asm(cli);
while (1)
{
                         /* Do nothing -- wait for interrupt */
      __asm(wai);
}
```





## The MC9S12 Input Capture Function





## **Registers used to enable Input Capture Function**

#### Write a 1 to Bit 7 of TSCR1 to turn on timer

| TEN | TSWAI | TSBCK | TFFCA |  |  |  |  | 0x0046 | TSCR1 |
|-----|-------|-------|-------|--|--|--|--|--------|-------|
|-----|-------|-------|-------|--|--|--|--|--------|-------|

## Set the prescaler in TSCR2

| TOI | 0 | 0 | 0 | TCRE | PR2 | PR1 | PRO | 0x004D | TSCR2 |
|-----|---|---|---|------|-----|-----|-----|--------|-------|
|-----|---|---|---|------|-----|-----|-----|--------|-------|

|     |     |     | Period | Overflow |
|-----|-----|-----|--------|----------|
| PR2 | PR1 | PRO | (µs)   | (ms)     |
| 0   | 0   | 0   | 0.0416 | 2.73     |
| 0   | 0   | 1   | 0.0833 | 5.46     |
| 0   | 1   | 0   | 0.1667 | 10.92    |
| 0   | 1   | 1   | 0.3333 | 21.84    |
| 1   | 0   | 0   | 0.6667 | 43.69    |
| 1   | 0   | 1   | 1.3333 | 86.38    |
| 1   | 1   | 0   | 2.6667 | 174.76   |
| 1   | 1   | 1   | 5.3333 | 349.53   |

Write a 0 to the bits of TIOS to make those pins input capture



## Write to TCTL3 and TCTL4 to choose edge(s) to capture

|   | EDG7B | EDG7A | EDG6B    | EDG6A   | EDG5B | EDG5A | EDG4B | EDG4A | 0x004A | TCTL3 |
|---|-------|-------|----------|---------|-------|-------|-------|-------|--------|-------|
| Γ | EDG3B | EDG3A | EDG2B    | EDG2A   | EDG1B | EDG1A | EDGOB | EDGOA | 0x004B | TCTL4 |
| L |       |       |          |         |       |       |       |       |        |       |
|   | EDGnB | EDGnA | Confi    | guratio | •     |       |       |       |        |       |
|   | 0     | 0     | Disabled |         |       |       |       |       |        |       |
|   | 0     | 1     | Rising   |         |       |       |       |       |        |       |
|   | 1     | 0     | Fall     | ling    |       |       |       |       |        |       |
|   | 1     | 1     | Any      |         |       |       |       |       |        |       |

To clear the flag, write a 1 to the bit you want to clear

| CF7 | CF6 | CF5 | CF4 | CF3 | CF2 | CF1 | CF0 | 0x008£ | TFLG1 |
|-----|-----|-----|-----|-----|-----|-----|-----|--------|-------|
|-----|-----|-----|-----|-----|-----|-----|-----|--------|-------|

To enable interrupt when specified edge occurs, set corresponding bit in TIE register

| C7I C6I C5I C4I C3I C2I C1I C | COI 0x004C TIE |
|-------------------------------|----------------|
|-------------------------------|----------------|

To determine time of specified edge, read 16–bit result registers TC0 thru TC7



#### Consider to wait until an event occurs on Pin 2 of PTT:

```
...
asm(sei);
done = FALSE;
/* Turn on timer subsystem */
TSCR1 = 0x80;
/* Set prescaler to 32 (87.38 ms), no TOF interrupt */
TSCR2 = 0x05;
/* Setup for IC1 */
TIOS = TIOS & \sim 0x02;
                                      /* Configure PT1 as IC */
TCTL4 = (TCTL4 | 0x04) \& \sim 0x08;
                                      /* Capture Rising Edge */
                                      /* Clear IC1 Flag */
TFLG1 = 0x02;
UserTimerCh1 = (short) &tic1_isr;
TIE = TIE \mid 0x02;
                                      /* Enable IC1 Interrupt */
/* Setup for IC2 */
TIOS = TIOS & \sim 0x04;
                                      /* Configure PT2 as IC */
                                      /* Capture Rising Edge */
TCTL4 = (TCTL4 | 0x10) \& \sim 0x20;
TFLG1 = 0x04;
                                      /* Clear IC2 Flag */
UserTimerCh2 = (short) &tic2_isr;
                                      /* Enable IC2 Interrupt */
TIE = TIE | 0x04;
/* Enable interrupts by clearing I bit of CCR */
asm(cli);
while (!done)
{
                               /* Low power mode while waiting */
      asm(wai);
                                      /* Calculate total time */
time = second - first;
...
```



```
interrupt void tic1_isr(void)
{
    first = TC1;
    TFLG1 = 0x02;
}
interrupt void tic2_isr(void)
{
    second = TC2;
    done = TRUE;
    TFLG1 = 0x04;
}
```

#### The MC9S12 Output Compare Function





#### Write a 1 to Bit 7 of TSCR1 to turn on timer

#### Set the prescaler in TSCR2

| TOI | 0   |     | 0            | 0                | TCRE       | PR2 | PRI | PRO | 0x00410 | TSCR2 |
|-----|-----|-----|--------------|------------------|------------|-----|-----|-----|---------|-------|
| PR2 | PR1 | PRO | Perio<br>(µs | od over<br>i) (n | flow<br>S) |     |     |     |         |       |
| 0   | 0   | 0   | 0.04         | 16 2             | .73        |     |     |     |         |       |
| 0   | 0   | 1   | 0.08         | 33 5             | .46        |     |     |     |         |       |
| 0   | 1   | 0   | 0.16         | 67 10            | .92        |     |     |     |         |       |
| 0   | 1   | 1   | 0.33         | 33 21            | .84        |     |     |     |         |       |
| 1   | 0   | 0   | 0.66         | 67 43.           | 69         |     |     |     |         |       |
| 1   | 0   | 1   | 1.33         | 33 86.           | 38         |     |     |     |         |       |
| 1   | 1   | 0   | 2.66         | 67 174.          | 76         |     |     |     |         |       |
| 1   | 1   | 1   | 5.33         | 33 349.          | 53         |     |     |     |         |       |

## Write a 1 to the bits of TIOS to make those pins output compare

| 1057 | IOS6 | IOS5 | IOS4 | IOS3 | IOS2 | IOS1 | IOSO | 0x0080 | TIOS |
|------|------|------|------|------|------|------|------|--------|------|
|------|------|------|------|------|------|------|------|--------|------|

#### Write to TCTL1 and TCTL2 to choose action to take

| OM7 | OL7 | OM6 | OL6 | OM5 | OL5 | OM4 | OL4 | 0x0048 | TCTL1 |
|-----|-----|-----|-----|-----|-----|-----|-----|--------|-------|
| ОМЗ | OL3 | OM2 | OL2 | OM1 | OL1 | OMO | OL0 | 0x0049 | TCTL2 |



| OMn | OLn | Configuration |
|-----|-----|---------------|
| 0   | 0   | Disconnected  |
| 0   | 1   | Toggle        |
| 1   | 0   | Clear         |
| 1   | 1   | Set           |

Write time you want event to occur to TCn register. To have next event occur T cycles after last event, add T to TCn.

To clear the flag, write a 1 to the bit you want to clear (0 to all others)

| CF7 | CF 6 | CF5 | CF4 | CF3 | CF2 | CF1 | CF0 | 0x004E | TFLG1 |
|-----|------|-----|-----|-----|-----|-----|-----|--------|-------|
|-----|------|-----|-----|-----|-----|-----|-----|--------|-------|

To enable interrupt when compare occurs, set corresponding bit in TIE register

| C71 | C6I | C51 | C41 | C3I | C21 | C1I | COI | 0x004C | TIE |
|-----|-----|-----|-----|-----|-----|-----|-----|--------|-----|
|-----|-----|-----|-----|-----|-----|-----|-----|--------|-----|

Program to implement a 100 Hz square wave on output pin PT2: Make output toggle ever 5 ms, for a 10 ms period: 5 ms \*  $24 \times 10^6$  cycles/s = 120, 000 cycles. TCNT can only count up to 65,536 cycles. <u>Need to use prescaler</u> to get correct frequency. A prescaler of 4 divides the clock by 16, so: 5 ms \*  $(24 \times 10^6$  cycles/s / 16) = 7, 500 cycles.



## Pulse Width Modulation on the MC9S12

Because PWM is used so often the MC9S12 has a built-in PWM system.

The MC9S12 PWM does not use interrupts.

The PWM system on the MC9S12 is very flexible.

To enable the PWM output on one of the pins of Port P, write a 1 to the appropriate bit of PWME

| EWME7 | FWME6 | FWME5 | FWME4 | FWME3 | FWME2 | PWME1 | PWME0 | 0x00A0 | EWVE |
|-------|-------|-------|-------|-------|-------|-------|-------|--------|------|
|-------|-------|-------|-------|-------|-------|-------|-------|--------|------|

PWMPOLn – Choose polarity  $1 \Rightarrow$  high polarity  $0 \Rightarrow$  low polarity We will use high polarity only. PWMPOL = 0xFF;

| PPOL7 | PPOL6 | PPOL5 | PPOL4 | PPOL3 | PPOL2 | PPOL1 | PPOL0 | 0x00A1 | FWMPOL |
|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|
|-------|-------|-------|-------|-------|-------|-------|-------|--------|--------|

PWMCLKn – Choose clock source for Channel n



| PCIK7 PCIK6 PCIK5 PCIK4 PCIK3 PCIK2 PCIK1 PCIK0 0x00A2 PWMC1 |  |  | PCLK7 | PCLK6 | PCLK5 | PCLK4 | PCLK3 | PCLK2 | PCLK1 | PCLK0 | 0x00A2 | INNER |
|--|--|--|-------|-------|-------|-------|-------|-------|-------|-------|--------|-------|
|--|--|--|-------|-------|-------|-------|-------|-------|-------|-------|--------|-------|

CH5, CH4, CH1, CH0 can use either A (0) or SA (1) CH7, CH6, CH3, CH2 can use either B (0) or SB (1)

$$SB = \frac{B}{2 \times PWMSCLB} \qquad SA = \frac{A}{2 \times PWMSCLA}$$

| 0 | PCKB2 | PCKB1 | PCKB0 | 0 | PCKA2 | PCKA1 | PCKA0 | 0x00A3 | PWMPRCLK |
|---|-------|-------|-------|---|-------|-------|-------|--------|----------|
|---|-------|-------|-------|---|-------|-------|-------|--------|----------|

This register selects the prescale clock source for clocks A and B independently

Select center aligned outputs (1) or left aligned outputs (0)

| CAE7 | CAE6 | CAE5 | CAE4 | CAE3 | CAE2 | CAEL | CAEO | 0x0044 | PWMCAE |
|------|------|------|------|------|------|------|------|--------|--------|
|------|------|------|------|------|------|------|------|--------|--------|

Choose PWMCTL = 0x00 to choose 8-bit mode

| 0001167 | 001145 | 001123 | CON01 | PSWAI | PFRZ | 0 | 0 | 0x00A5 | PWMCTL |
|---------|--------|--------|-------|-------|------|---|---|--------|--------|
|---------|--------|--------|-------|-------|------|---|---|--------|--------|

PWMSCLA adjusts frequency of Clock SA

PWMSCLB adjusts frequency of Clock SB

#### How to set the Period for PWM Channel 0

To get a 0.5 ms PWM period, you need 12,000 cycles of the 24 MHz clock.



12, 000=  $\begin{cases} PWMPER0 \times 2^{PCKA} & \text{if PCLK0} == 0\\ PWMPER0 \times 2^{PCKA+1} \times PWMSCLA & \text{if PCLK0} == 1 \end{cases}$ 

# Code to set up PWM Channel 0 for 0.5 ms period: 2 kHz frequency, PWM with 60% duty cycle

| /* 8-bit Mode */         |
|--------------------------|
| /* High polarity mode */ |
| /* Left-Aligned */       |
|                          |

#### MC9S12 Analog/Digital Converter

A 10-bit A/D converter is used to convert an input voltage. The reference voltages are  $V_{RL} = 0V$  and  $V_{RH} = 5V$ .

– What is the quantization level of the A/D converter?

 $\Delta V = (V_{RH} - V_{RL})/(2^{b} - 1) = 4.88 \text{ mV}$ 

If the value read from the A/D converter is 0x15A, what is the input voltage?

Vin = V<sub>RL</sub> + [(V<sub>RH</sub> - V<sub>RL</sub>)/(2<sup>b</sup>-1)]\*ADvalue = 0 V + 4.88 mV × 346 = 1.6894 V



## To program the HCS12 A/D converter you need to set up the A/D control registers **ATD0CTL2**, **ATD0CTL3**, **ATD0CTL4** and **ATD0CTL5**.

The registers needed to use the A/D are:

To Power up A/D Converter (ADPU = 1 in ATD0CTL2)

| ATD0CTL2 | ADPU | AFFC | ASWAI | ETRIGLE | ETRIGLP | 0 | ASCIE | ASCIF |
|----------|------|------|-------|---------|---------|---|-------|-------|
|----------|------|------|-------|---------|---------|---|-------|-------|

To Select number of conversions per sequence (S8C S4C S2C S1C in ATD0CTL3)

S8C S4C S2C S1C = 0001 to 0111 for 1 to 7 conversions S8C S4C S2C S1C = 0000 or 1xxx for 8 conversions

|--|

To select 8-bit mode write 0x85 to ATD0CTL4

To select 10-bit mode write 0x05 to ATD0CTL4

\*Other values of ATD0CTL4 either will not work or will result in slower A/D conversion rates

| ATDOCTL4 SRES8 SMP1 SMP0 PRS4 PRS3 PRS2 PRS1 P |
|--|
|--|

To select:

 $DJM = 0 \Rightarrow$  Left justified data in the result registers

DJM = 1 => Right justified data in the result registers

 $DSGN = 0 \Rightarrow Unsigned data representation in the result register$  $DSGN = 1 \Rightarrow Signed data representation in the result register$ 

SCAN = 0: Convert one sequence, then stop

SCAN = 1: Convert continuously

- MULT = 0: Convert one channel the specified number of times - Choose channel to convert with CC, CB, CA.
- MULT = 1: Convert across several channels.

- First channel to be converted is CC, CB, CA



| ALBOOLED DOWN DOWN MOLT D DO DD DA |
|------------------------------------|
|------------------------------------|

After writing to ATD0CTL5, the A/D converter starts, and the SCF bit is cleared. After a sequence of conversions is completed, the SCF flag is set.

| ATDOSTATO | SCF | 0 | ETORF | FIFOR | 0 | CC2 | CC1 | CCo |
|-----------|-----|---|-------|-------|---|-----|-----|-----|
|-----------|-----|---|-------|-------|---|-----|-----|-----|

You can read the results in ATD0DRx.

To setup the A/D to do 8 conversions, in 8-bit mode, on Channel 4:

```
\begin{array}{l} \overset{\cdots}{\operatorname{ATD0CTL2}} = 0 \times 80; \ /* \ \text{Power up A/D, no interrupts }*/\\ \operatorname{ATD0CTL3} = 0 \times 00; \ /* \ \text{Do eight conversions }*/\\ \operatorname{ATD0CTL4} = 0 \times 85; \ /* \ 8 \text{-bit mode }*/\\ \operatorname{ATD0CTL5} = 0 \times A4; \ /* \ 1 \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0 \\ & \begin{array}{c} & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\
```