

- **MC9S12 Assembler Directives**
- **A Summary of MC9S12 Instructions**
- **Disassembly of MC9S12 op codes**
 - Review of Addressing Modes
 - Which branch instruction to use (signed vs unsigned)
 - Using X and Y registers as pointers
 - Hand assembling a program
 - How long does a program take to run?
 - Assembler directives
 - How to disassemble an MC9S12 instruction sequence

Summary of HCS12 addressing modes

ADDRESSING MODES

Name	Example	Op Code	Effective Address
INH Inherent	ABA	18 06	None
IMM Immediate	LDAA #35	86 35	PC + 1
DIR Direct	LDAA \$35	96 35	0x0035
EXT Extended	LDAA \$2035	B6 20 35	0x2035
IDX Indexed	LDAA 3, X	A6 03	X + 3
IDX1	LDAA 30, X	A6 E0 13	X + 30
IDX2	LDAA 300, X	A6 E2 01 2C	X + 300
IDX Indexed Postincrement	LDAA 3, X+	A6 32	X (X+3 -> X)
IDX Indexed Preincrement	LDAA 3, +X	A6 22 	X+3 (X+3 -> X)
IDX Indexed Postdecrement	LDAA 3, X-	A6 3D	X (X-3 -> X)
IDX Indexed Predecrement	LDAA 3, -X	A6 2D	X-3 (X-3 -> X)
REL Relative	BRA \$1050 LBRA \$1F00	20 23 18 20 0E CF	PC + 2 + Offset PC + 4 + Offset

A few instructions have two effective addresses:

- **MOVB # $\$AA$, $\$1C00$** Move byte 0xAA (IMM) to address \$1C00 (EXT)
- **MOVW 0,X,0,Y** Move word from address pointed to by X (IDX) to address pointed to by Y (IDX)

A few instructions have three effective addresses:

- **BRSET FOO,# $\$03$,LABEL** Branch to LABEL (REL) if bits # $\$03$ (IMM) of variable FOO (EXT) are set.

Using X and Y as Pointers

- Registers X and Y are often used to point to data.
- To initialize pointer use

ldx #table

not

ldx table

- For example, the following loads the address of table (\$1000) into X; i.e., X will point to table:

ldx #table ; *Address of table* ⇒ X

The following puts the first two bytes of table (\$0C7A) into X. X will **not** point to table:

ldx table ; *First two bytes of table* ⇒ X

- To step through table, need to increment pointer after use

ldaa 0,x

inx

or

ldaa 1,x+

table	0C
	7A
	D5
	00
	61
	62
	63
	64

```
table:  org $900
        dc.b 12,122,-43,0
        dc.b 'a','b','c','d'
```

Which branch instruction should you use?

Branch if A > B

Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0,
so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0,
so 0xFF < 0x00

Using unsigned numbers: **BHI**

Using signed numbers: **BGT**

Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the **org** statement, which shows where the first byte of the program will go into memory.

(e.g., **org \$2000** will put the first instruction at address **\$2000**.)

2. Look at the first instruction. Determine the addressing mode used.

(e.g., **ldab #10** uses IMM mode.)

3. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode. (e.g., **ldab IMM** has object code **C6 ii**.)

- **Table A.1 of the S12CPUV2 Reference Manual** has a concise summary of the instructions, addressing modes, op-codes, and cycles.

4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary. (e.g., **ldab #10** becomes **C6 0A**.)

5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction.

(e.g., **\$2000 + 2 = \$2002** will be the starting address of the next instruction.)

```
org $2000
ldab #10
loop: clra
      dbne b,loop
      swi
```

Freescale HC12-Assembler
(c) Copyright Freescale 1987-2010

Abs.	Rel.	Loc	Obj. code	Source line
1	1			
2	2	0000	2000	prog: equ \$2000
3	3			org prog
4	4	a002000	C60A	ldab #10
5	5	a002002	87	loop: clra
6	6	a002003	0431 FC	dbne b,loop
7	7	a002006	3F	swi

Table A-1. Instruction Set Summary (Sheet 7 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S	X	H	I	N	Z	V	C
				HCS12	M68HC12								
LBGT <i>rel s</i>	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$) (signed)	REL	18 28 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBHI <i>rel/s</i>	Long Branch if Higher (if $C + Z = 0$) (unsigned)	REL	18 22 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBHS <i>rel s</i>	Long Branch if Higher or Same (if $C = 0$) (unsigned) same function as LBCC	REL	18 24 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBLT <i>rel s</i>	Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$) (signed)	REL	18 2F qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBLO <i>rel/s</i>	Long Branch if Lower (if $C = 1$) (unsigned) same function as LBCCS	REL	18 25 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBLS <i>rel s</i>	Long Branch if Lower or Same (if $C + Z = 1$) (unsigned)	REL	18 23 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBLT <i>rel/s</i>	Long Branch if Less Than (if $N \oplus V = 1$) (signed)	REL	18 2D qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBMI <i>rel/s</i>	Long Branch if Minus (if $N = 1$)	REL	18 2B qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBNE <i>rel s</i>	Long Branch if Not Equal (if $Z = 0$)	REL	18 26 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBPL <i>rel s</i>	Long Branch if Plus (if $N = 0$)	REL	18 2A qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBRA <i>rel s</i>	Long Branch Always (if 1=1)	REL	18 20 qq rr	OPPP	OPPP	----	----						
LB RN <i>rel/s</i>	Long Branch Never (if 1=0)	REL	18 21 qq rr	OPPO	OPPO	----	----						
LBVC <i>rel s</i>	Long Branch if Overflow Bit Clear (if $V = 0$)	REL	18 28 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LBVS <i>rel/s</i>	Long Branch if Overflow Bit Set (if $V = 1$)	REL	18 29 qq rr	OPPP/OPPO ¹	OPPP/OPPO ¹	----	----						
LDAA <i>#opri</i> LDAA <i>opri a</i> LDAA <i>opri b</i> LDAA <i>opri0,xyisp</i> LDAA <i>opri0,xyisp</i> LDAA <i>opri1&,xyisp</i> LDAA <i>[D,xyisp]</i> LDAA <i>[opri1&,xyisp]</i>	(M) → A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 11 96 dd B6 bh 11 A6 xb A6 xb ff A6 xb 00 ff A6 xb A6 xb 00 ff	P zPE zPO zPE zPE zPO EzPP EzPEzPE EzPEzPE	P zEP zOP zEP zEP zPO EzPP EzPEzPE EzPEzPE	----	----						AAA-
LDAB <i>#opri</i> LDAB <i>opri a</i> LDAB <i>opri b</i> LDAB <i>opri0,xyisp</i> LDAB <i>opri0,xyisp</i> LDAB <i>opri1&,xyisp</i> LDAB <i>[D,xyisp]</i> LDAB <i>[opri1&,xyisp]</i>	(M) → B Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 11 D6 dd F6 bh 11 B6 xb B6 xb ff B6 xb 00 ff B6 xb B6 xb 00 ff	P zPE zPO zPE zPE zPO EzPP EzPEzPE EzPEzPE	P zEP zOP zEP zEP zPO EzPP EzPEzPE EzPEzPE	----	----						AAA-
LDD <i>#opri</i> LDD <i>opri a</i> LDD <i>opri b</i> LDD <i>opri0,xyisp</i> LDD <i>opri0,xyisp</i> LDD <i>opri1&,xyisp</i> LDD <i>[D,xyisp]</i> LDD <i>[opri1&,xyisp]</i>	(MM+1) → A:B Load Double Accumulator D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC bh 11 BC xb BC xb ff BC xb 00 ff BC xb BC xb 00 ff	PO RPE RPE RPE RPE RPO ERPP EzERPE EzERPE	OP REP ROP REP REP RPO ERPP EzERPE EzERPE	----	----						AAA-

Note 1. OPPPOPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 3 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S	X	H	I	N	Z	V	C
				HCS12	M68HC12								
BLS <i>nb</i>	Branch if Lower or Same (if $C + Z = 1$) (unsigned)	REL	23 <i>rr</i>	<i>ppp/p⁴</i>	<i>ppp/p⁴</i>	----	----	----	----	----	----	----	----
BLT <i>nb</i>	Branch if Less Than (if $N \oplus V = 1$) (signed)	REL	2D <i>rr</i>	<i>ppp/p⁴</i>	<i>ppp/p⁴</i>	----	----	----	----	----	----	----	----
BMI <i>nb</i>	Branch if Minus (if $N = 1$)	REL	2B <i>rr</i>	<i>ppp/p⁴</i>	<i>ppp/p⁴</i>	----	----	----	----	----	----	----	----
BNE <i>nb</i>	Branch if Not Equal (if $Z = 0$)	REL	26 <i>rr</i>	<i>ppp/p⁴</i>	<i>ppp/p⁴</i>	----	----	----	----	----	----	----	----
BPL <i>nb</i>	Branch if Plus (if $N = 0$)	REL	2A <i>rr</i>	<i>ppp/p⁴</i>	<i>ppp/p⁴</i>	----	----	----	----	----	----	----	----
BRA <i>nb</i>	Branch Always (if $1 = 1$)	REL	20 <i>rr</i>	<i>ppp</i>	<i>ppp</i>	----	----	----	----	----	----	----	----
BRCLR <i>oprtba, mask, n/b</i> BRCLR <i>oprtba, mask, n/b</i> BRCLR <i>opnd0_xyasp, mask, n/b</i> BRCLR <i>opnd0_xyasp, mask, n/b</i> BRCLR <i>opnd16_xyasp, mask, n/b</i>	Branch if (M) * (imm) = 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F <i>dd mm rr</i> 1F <i>hh ll mm rr</i> 0F <i>xb mm rr</i> 0F <i>xb ff mm rr</i> 0F <i>xb aa ff mm rr</i>	<i>rppp</i> <i>rpppp</i> <i>rppp</i> <i>rpppp</i> <i>rpppp</i>	<i>rppp</i> <i>rpppp</i> <i>rppp</i> <i>rpppp</i> <i>rpppp</i>	----	----	----	----	----	----	----	----
BRN <i>nb</i>	Branch Never (if $1 = 0$)	REL	21 <i>rr</i>	<i>p</i>	<i>p</i>	----	----	----	----	----	----	----	----
BRSET <i>oprtba, mask, n/b</i> BRSET <i>oprtba, mask, n/b</i> BRSET <i>opnd0_xyasp, mask, n/b</i> BRSET <i>opnd0_xyasp, mask, n/b</i> BRSET <i>opnd16_xyasp, mask, n/b</i>	Branch if (M) * (imm) = 0 (if All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E <i>dd mm rr</i> 1E <i>hh ll mm rr</i> 0E <i>xb mm rr</i> 0E <i>xb ff mm rr</i> 0E <i>xb aa ff mm rr</i>	<i>rppp</i> <i>rpppp</i> <i>rppp</i> <i>rpppp</i> <i>rpppp</i>	<i>rppp</i> <i>rpppp</i> <i>rppp</i> <i>rpppp</i> <i>rpppp</i>	----	----	----	----	----	----	----	----
BSET <i>oprtba, mask</i> BSET <i>oprtba, mask</i> BSET <i>opnd0_xyasp, mask</i> BSET <i>opnd0_xyasp, mask</i> BSET <i>opnd16_xyasp, mask</i>	(M) + (imm) → M Set Bit(s) in Memory	DIR EXT IDX IDX1 IDX2	4C <i>dd mm</i> 1C <i>hh ll mm</i> 0C <i>xb mm</i> 0C <i>xb ff mm</i> 0C <i>xb aa ff mm</i>	<i>rpw0</i> <i>rpw0</i> <i>rpw0</i> <i>rpw0</i> <i>rppw00</i>	<i>rpw0</i> <i>rpw0</i> <i>rpw0</i> <i>rpw0</i> <i>rppw00</i>	----	----	----	----	----	----	----	AA0-
BSR <i>nb</i>	(SP) - 2 → SP; RTN _h RTN _l → M _(SP) M _(SP+1) Subroutine address → PC Branch to Subroutine	REL	07 <i>rr</i>	<i>pppp</i>	<i>pppp</i>	----	----	----	----	----	----	----	----
BVC <i>nb</i>	Branch if Overflow Bit Clear (if $V = 0$)	REL	28 <i>rr</i>	<i>ppp/p⁴</i>	<i>ppp/p⁴</i>	----	----	----	----	----	----	----	----
BVS <i>nb</i>	Branch if Overflow Bit Set (if $V = 1$)	REL	29 <i>rr</i>	<i>ppp/p⁴</i>	<i>ppp/p⁴</i>	----	----	----	----	----	----	----	----
CALL <i>oprtba, page</i> CALL <i>opnd0_xyasp, page</i> CALL <i>opnd0_xyasp, page</i> CALL <i>opnd16_xyasp, page</i> CALL <i>[D_xyasp]</i> CALL <i>[opnd16_xyasp]</i>	(SP) - 2 → SP; RTN _h RTN _l → M _(SP) M _(SP+1) (SP) - 1 → SP; (PPG) → M _(SP) pg → PPAGE register; Program address → PC Call subroutine in extended memory (Program may be located on another expansion memory page.) Indirect modes get program address and new pg value based on pointer.	EXT IDX IDX1 IDX2 (D,IDX) (IDX2)	4A <i>hh ll pg</i> 4B <i>xb pg</i> 4B <i>xb ff pg</i> 4B <i>xb aa ff pg</i> 4B <i>xb</i> 4B <i>xb aa ff</i>	<i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i>	<i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i> <i>gn0wppp</i>	----	----	----	----	----	----	----	----
CBA	(A) - (B) Compare 8-Bit Accumulators	INH	18 17	<i>00</i>	<i>00</i>	----	----	----	----	----	----	----	AAAA
CLC	0 → C Translate to ANDCC # $\$FE$	IMM	10 FE	<i>p</i>	<i>p</i>	----	----	----	----	----	----	----	0
CLI	0 → I Translate to ANDCC # $\$EF$ (enables I-bit interrupts)	IMM	10 EF	<i>p</i>	<i>p</i>	----	----	----	----	----	----	----	0
CLR <i>oprtba</i> CLR <i>opnd0_xyasp</i> CLR <i>opnd0_xyasp</i> CLR <i>opnd16_xyasp</i> CLR <i>[D_xyasp]</i> CLR <i>[opnd16_xyasp]</i> CLRA CLRB	0 → M Clear Memory Location 0 → A Clear Accumulator A 0 → B Clear Accumulator B	EXT IDX IDX1 IDX2 (D,IDX) (IDX2) INH INH	79 <i>hh ll</i> 69 <i>xb</i> 69 <i>xb ff</i> 69 <i>xb aa ff</i> 69 <i>xb</i> 69 <i>xb aa ff</i> 87 C7	<i>pw0</i> <i>pw</i> <i>pw0</i> <i>pw0</i> <i>plpw</i> <i>plpw</i> <i>0</i> <i>0</i>	<i>w0p</i> <i>pw</i> <i>pw0</i> <i>pw0</i> <i>plpw</i> <i>plpw</i> <i>0</i> <i>0</i>	----	----	----	----	----	----	----	0100
CLV	0 → V Translate to ANDCC # $\$FD$	IMM	10 FD	<i>p</i>	<i>p</i>	----	----	----	----	----	----	----	0-

Note 1. PPPP indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 4 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		SXHI	NZVC
				HCS12	M68HC12		
CMPB #oprSi CMPB oprSi CMPB oprSiA CMPB oprSi_xyop CMPB oprSi_xyop CMPB oprSi16_xyop CMPB [D,xyop] CMPB [oprSi16,xyop]	(B) - (M) Compare Accumulator B with Memory	IMM DIR EXT IDX IDX1 IDX2 (D,IDX) (IDX2)	C1 11 D1 d1 F1 h1 11 H1 xb H1 xb ff H1 xb oo ff H1 xb oo ff	F rPF rPO rPE rPO ErPP ErPErPE ErPErPE	F rPF rPO rPO ErPP ErPErPE ErPErPE	----	AAAA
COM opr16A COM oprSi_xyop COM oprSi16_xyop COM [D,xyop] COM [oprSi16,xyop] COMA COMB	(M) → M equivalent to \$FF - (M) → M 1's Complement Memory Location (A) → A Complement Accumulator A (B) → B Complement Accumulator B	EXT IDX IDX1 IDX2 (D,IDX) (IDX2) INH INH	71 h1 11 61 xb 61 xb ff 61 xb oo ff 61 xb 61 xb oo ff 41 51	rPO rPW rPO ErPW ErPErPW ErPErPW O O	rPOw rPW rPOw ErPW ErPErPW ErPErPW O O	----	AA01
CPD #opr16I CPD oprSiA CPD opr16A CPD oprSi_xyop CPD oprSi16_xyop CPD opr16_xyop CPD [D,xyop] CPD [oprSi16,xyop]	(A:B) - (MM+1) Compare D to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 (D,IDX) (IDX2)	BC jj kk 9C d1 BC h1 11 AC xb AC xb ff AC xb AC xb oo ff	PO rPF rPO rPF rPO ErPP ErPErPE ErPErPE	OP rPF rPO rPF rPO ErPP ErPErPE ErPErPE	----	AAAA
CPS #opr16I CPS oprSiA CPS opr16A CPS oprSi_xyop CPS oprSi16_xyop CPS opr16_xyop CPS [D,xyop] CPS [oprSi16,xyop]	(SP) - (MM+1) Compare SP to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 (D,IDX) (IDX2)	BF jj kk 9F d1 BF h1 11 AF xb AF xb ff AF xb AF xb oo ff	PO rPF rPO rPF rPO ErPP ErPErPE ErPErPE	OP rPF rPO rPF rPO ErPP ErPErPE ErPErPE	----	AAAA
CPX #opr16I CPX oprSiA CPX opr16A CPX oprSi_xyop CPX oprSi16_xyop CPX opr16_xyop CPX [D,xyop] CPX [oprSi16,xyop]	(X) - (MM+1) Compare X to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 (D,IDX) (IDX2)	BE jj kk 9E d1 BE h1 11 AE xb AE xb ff AE xb AE xb oo ff	PO rPF rPO rPF rPO ErPP ErPErPE ErPErPE	OP rPF rPO rPF rPO ErPP ErPErPE ErPErPE	----	AAAA
CPY #opr16I CPY oprSiA CPY opr16A CPY oprSi_xyop CPY oprSi16_xyop CPY opr16_xyop CPY [D,xyop] CPY [oprSi16,xyop]	(Y) - (MM+1) Compare Y to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 (D,IDX) (IDX2)	BD jj kk 9D d1 BD h1 11 AD xb AD xb ff AD xb AD xb oo ff	PO rPF rPO rPF rPO ErPP ErPErPE ErPErPE	OP rPF rPO rPF rPO ErPP ErPErPE ErPErPE	----	AAAA
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	OED	OED	----	AA7A
DBEQ abdxyS, rB	(ontr) - 1 → ontr if (ontr) = 0, then Branch else Continue to next instruction Decrement Counter and Branch if = 0 (ontr = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PP0 (no branch)	PPP	----	----
DBNE abdxyS, rB	(ontr) - 1 → ontr if (ontr) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if ≠ 0 (ontr = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PP0 (no branch)	PPP	----	----

DBNE Decrement and Branch if Not Equal to Zero DBNE

Operation (counter) - 1 ⇒ counter
 If (counter) not = 0, then (PC) + \$0003 + rel ⇒ PC

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (-256 to +255) from the address following the last byte of object code in the instruction.

CCR Effects

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE abdysp, rel9	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)

Source Form	Postbyte ¹	Object Code	Counter Register	Offset
DBNE A, rel9	0010 X000	04 20 rr	A	Positive
DBNE B, rel9	0010 X001	04 21 rr	B	
DBNE D, rel9	0010 X100	04 24 rr	D	
DBNE X, rel9	0010 X101	04 25 rr	X	
DBNE Y, rel9	0010 X110	04 26 rr	Y	
DBNE SP, rel9	0010 X111	04 27 rr	SP	
DBNE A, rel9	0011 X000	04 30 rr	A	Negative
DBNE B, rel9	0011 X001	04 31 rr	B	
DBNE D, rel9	0011 X100	04 34 rr	D	
DBNE X, rel9	0011 X101	04 35 rr	X	
DBNE Y, rel9	0011 X110	04 36 rr	Y	
DBNE SP, rel9	0011 X111	04 37 rr	SP	

NOTES:

1. Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit; bit 3 is not used; bits 2:1:0 select the counter register.

MC9S12 Cycles

- MC9S12 works on **48 MHz clock**
- A processor cycle takes 2 clock cycles – P clock is 24 MHz
- Each processor cycle takes **41.7 ns** (1/24 μ s) to execute
- An instruction takes from **1 to 12** processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Reference Manual.
 - For example, **LDAB** using the **IMM** addressing mode shows one CPU cycle (of type P).
 - **LDAB** using the **EXT** addressing mode shows three CPU cycles (of type **rPO**).
 - Section 6.6 of the S12CPUV2 Reference Manual explains what the HCS12 is doing during each of the different types of CPU cycles.

		<i>Inst</i>	<i>Mode</i>	<i>Cycles</i>
2000	org \$2000			
2000 C6 0A	ldab #10	<i>; LDAB</i>	<i>(IMM)</i>	<i>1</i>
2002 87	loop:clra	<i>; CLRA</i>	<i>(INH)</i>	<i>1</i>
2003 04 31 FC	dbne b,loop	<i>; DBNE</i>	<i>(REL)</i>	<i>3</i>
2006 3F	swi	<i>; SWI</i>		<i>9</i>

The program executes the **ldab #10** instruction once. It then goes through the loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the swi instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

LDAB

Load B

LDAB

Operation (M) ⇒ B
or
imm ⇒ B

Loads B with either the value in M or an immediate value.

CCR

Effects

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

**Code and
CPU
Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8l	IMM	C6 ii	P
LDAB opr8a	DIR	D6 dd	rPF
LDAB opr16a	EXT	F6 hh ll	rPO
LDAB oprx0_xysppc	IDX	E6 xb	rPF
LDAB oprx8_xysppc	IDX1	E6 xb ff	rPO
LDAB oprx16_xysppc	IDX2	E6 xb ee ff	frPP
LDAB [D,xysppc]	[D,IDX]	E6 xb	fifrPF
LDAB [oprx16,xysppc]	[IDX2]	E6 xb ee ff	fIPrPF

Assembler Directives

- In order to write an assembly language program it is necessary to use assembler **directives**.
- These are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- CodeWarrior has a large number of assembler directives, which can be found in the CodeWarrior help section.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
equ	Give a value to a symbol	len: equ 100
org	Set starting value of location counter where code or data will go	org \$1000
dc.b	Allocate and initialize storage for 8-bit variables. Place the bytes in successive memory locations	var: dc.b 2,18 name: dc.b "Jane"
dc.w	Allocate and initialize storage for 16-bit variables. Place the bytes in successive memory locations	var: dc.w \$ABCD
ds.b	Allocate specified number of 8-bit storage places	Table: ds.b 10
ds.w	Allocate specified number of 16-bit storage spaces	table: ds.w 50
dcb.b	Fill memory with a given value: The first value is the number of bytes to fill. The second number is the value to put into memory	init_data: dcb.b 100,0

Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives `dc` and `ds`:

```
        org      $2000
table1: dc.b    $23,$17,$f2,$a3,$56
table2: ds.b    5
var:   dc.w    $43af
```

The CodeWarrior assembler produces a listing file (`.lst`). Here is the listing file from the assembler:

```
Freescale HC12-Assembler
(c) Copyright Freescale 1987-2009
Abs. Rel.  Loc  Obj. code  Source line
-----
1         1
2         2 a002000 2317 F2A3  table1:   org  $2000
          002004 56          dc.b  $23,$17,$f2,$a3,$56
3         3 a002005          table2:  ds.b  5
4         4 a00200A 43AF   var:    dc.w  $43af
5         5
```

Note that **table1** is a name with the value of \$2000, the value of the location counter defined in the `org` directive. Five bytes of data are defined by the `dc.b` directive, so the location counter is increased from \$2000 to \$2005.

Note that **table2** is a name with the value of \$2005. Five bytes of data are set aside for table2 by the **ds.b 5** directive. The as12 assembler initialized these five bytes of data to all zeros. **var** is a name with the value of \$200a, the first location after table2.

HC12 Instructions

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (S12CPUV2 Reference Manual, Sections 5.3, 5.4, and 5.5).

- Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

LDAA \$2000 ; Copy contents of addr \$2000 into A
STD 0,X ; Copy contents of D to addrs X and X+1

- Transfer — copy contents of one register to another.

TBA ; Copy B to A
TFR X,Y ; Copy X to Y

- Exchange — exchange contents of two registers.

XGDX ; Exchange contents of D and X
EXG A,B ; Exchange contents of A and B

- Move — copy contents of one memory location to another.

MOVB \$2000,\$20A0 ; Copy byte at \$2000 to \$20A0
MOVW 2,X+,2,Y+ ; Copy two bytes from address held
; in X to address held in Y
; Add 2 to X and Y

2. Arithmetic Instructions — addition, subtraction, multiplication, division (S12CPUV2 Reference Manual, Sections 5.6, 5.8 and 5.12).

ABA ; Add B to A; results in A
SUBD \$20A1 ; Subtract contents of \$20A1 from D
INX ; Increment X by 1
MUL ; Multiply A by B; results in D

3. Logic and Bit Instructions — perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).

- Logic Instructions

 ANDA \$2000 ; Logical AND of A with contents of
 ; \$2000

 EORB 2,X ; Exclusive OR B with contents of
 ; address (X+2)

- Clear, Complement and Negate Instructions

 NEG -2,X ; Negate (2's comp) contents of
 ; address (X-2)

 CLRA ; Clear ACC A

- Bit manipulate and test instructions — work with bits of a register or memory.

 BITA #08 ; Check to see if Bit 3 of A is set
 BSET \$0002,#\$18 ; Set bits 3 and 4 of address \$0002

- Shift and rotate instructions

 LSLA ; Logical shift left A
 ASR \$1000 ; Arithmetic shift right value at address
 ; \$1000

4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

```
TSTA          ; (A)-0 -- set flags accordingly
CPX #$8000    ; (X) - $8000 -- set flags accordingly
```

5. Jump and Branch Instructions — Change flow of program (e.g., goto, if-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

```
JMP L1        ; Start executing code at address label
               ; L1
BEQ L2         ; If Z bit set, go to label L2
DBNE X,L3      ; Decrement X; if X not 0 then goto L3
BRCLR $1A,#$80,L4 ; If bit 7 of addr $1A clear, go to
               ; label L4
JSR sub1       ; Jump to subroutine sub1
RTS           ; Return from subroutine
```

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

- Interrupt instructions
- ```
SWI ; Initiate software interrupt
RTI ; Return from interrupt
```

7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

ABX                   ; Add (B) to (X)  
LEAX 5,Y           ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

ANDCC #\$f0       ; Clear N, Z, C and V bits of CCR  
SEV               ; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

PSHA           ; Push contents of A onto stack  
PULX           ; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put MC9S12 into low power mode (**S12CPUV2 Reference Manual**, Section 5.27).

STOP           ; Put into lowest power mode  
WAI           ; Put into low power mode until next interrupt

11. Null Instructions

NOP           ; No operation  
BRN           ; Branch never

12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).

### **Disassembly of an HC12 Program**

- It is sometimes useful to be able to convert *HC12 op codes* into *mnemonics*.

**For example, consider the hex code:**

ADDR DATA

-----  
1000 **C6 05** CE 20 00 **E6 01 18 06** 04 35 EE **3F**

- To determine the instructions, use Table A-2 of the HCS12 Core Users Guide.
  - If the first byte of the instruction is anything other than **\$18**, use Sheet 1 of Table A.2. From this table, determine the number of bytes of the instruction and the addressing mode. For example, **\$C6** is a two-byte instruction, the mnemonic is **LDAB**, and it uses the **IMM** addressing mode. Thus, the two bytes **C6 05** is the op code for the instruction **LDAB #\$05**.
  - If the first byte is **\$18**, use Sheet 2 of Table A.2, and do the same thing. For example, **18 06** is a two byte instruction, the mnemonic is **ABA**, and it uses the **INH** addressing mode, so there is no operand. Thus, the two bytes **18 06** is the op code for the instruction **ABA**.

- Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code **\$E6** indicates **LDAB indexed**, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte **01** indicates that the operand is 0,1, which is **5-bit constant offset**, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All **9-bit constant offset** instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (**The 9th bit is a direction bit**, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.

- Transfer (**TFR**) and exchange (**EXG**) instructions all have the op code **\$B7**. Use Table A.5 to determine whether it is **TFR** or an **EXG**, and to determine which registers are being used. If the most significant bit of the postbyte is **0**, **the instruction is a transfer instruction**.

- Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code **\$04**. To determine which instruction the op code **\$04** implies, and whether the branch is positive (forward) or negative (backward), use Table A.6. For example, in the sequence **04 35 EE**, the 04 indicates a loop instruction. The 35 indicates it is a **DBNE X** instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The **EE** indicates a branch of -18 bytes.

-

- Use up all the bytes for one instruction, then go on to the next instruction.

**C6 05**      **⇒ LDAB #\$05**      two-byte LDAB, IMM  
addressing mode

**CE 20 00**   **⇒ LDX #\$2000** three-byte LDX, IMM  
addressing mode

**E6 01**      **⇒ LDAB 1,X** two to four-byte LDAB,  
IDX addressing mode. Operand  
01 => 1,X, a 5b constant offset  
which uses only one postbyte

**18 06**      **⇒ ABA**      two-byte ABA, INH addressing  
mode

**04 35 EE**   **⇒ DBNE X,(-18)**   three-byte loop instruction  
Postbyte 35 indicates DBNE X,  
negative

**3F**      **⇒ SWI**      one-byte SWI, INH addressing  
mode



**Table A-2. CPU12 Opcode Map (Sheet 1 of 2)**

|       |      |        |     |     |     |      |     |       |       |      |   |      |      |      |   |      |   |      |   |      |     |         |   |      |   |      |   |      |     |      |   |
|-------|------|--------|-----|-----|-----|------|-----|-------|-------|------|---|------|------|------|---|------|---|------|---|------|-----|---------|---|------|---|------|---|------|-----|------|---|
| 00    | †5   | 10     | 1   | 20  | 3   | 30   | 3   | 40    | 1     | 50   | 1 | 60   | 3-6  | 70   | 4 | 80   | 1 | 90   | 3 | A0   | 3-6 | B0      | 3 | C0   | 1 | D0   | 3 | E0   | 3-6 | F0   | 3 |
| BGND  |      | ANDCC  |     | BRA |     | PULX |     | NEGA  |       | NEGB |   | NEG  |      | NEG  |   | SUBA |   | SUBA |   | SUBA |     | SUBA    |   | SUBB |   | SUBB |   | SUBB |     | SUBB |   |
| IH    | 1    | IM     | 2   | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 01    | 5    | 11     | 11  | 21  | 1   | 31   | 3   | 41    | 1     | 51   | 1 | 61   | 3-6  | 71   | 4 | 81   | 1 | 91   | 3 | A1   | 3-6 | B1      | 3 | C1   | 1 | D1   | 3 | E1   | 3-6 | F1   | 3 |
| MEM   |      | EDIV   |     | BRN |     | PULY |     | COMA  |       | COMB |   | COM  |      | COM  |   | CMPA |   | CMPA |   | CMPA |     | CMPA    |   | CMPB |   | CMPB |   | CMPB |     | CMPB |   |
| IH    | 1    | IH     | 1   | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 02    | 1    | 12     | †1  | 22  | 3/1 | 32   | 3   | 42    | 1     | 52   | 1 | 62   | 3-6  | 72   | 4 | 82   | 1 | 92   | 3 | A2   | 3-6 | B2      | 3 | C2   | 1 | D2   | 3 | E2   | 3-6 | F2   | 3 |
| INY   |      | MUL    |     | BHI |     | PULA |     | INCA  |       | INCB |   | INC  |      | INC  |   | SBCA |   | SBCA |   | SBCA |     | SBCA    |   | SBCB |   | SBCB |   | SBCB |     | SBCB |   |
| IH    | 1    | IH     | 1   | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 03    | 1    | 13     | 3   | 23  | 3/1 | 33   | 3   | 43    | 1     | 53   | 1 | 63   | 3-6  | 73   | 4 | 83   | 2 | 93   | 3 | A3   | 3-6 | B3      | 3 | C3   | 2 | D3   | 3 | E3   | 3-6 | F3   | 3 |
| DEY   |      | EMUL   |     | BLS |     | PULB |     | DECA  |       | DECB |   | DEC  |      | DEC  |   | SUBD |   | SUBD |   | SUBD |     | SUBD    |   | ADD  |   | ADD  |   | ADD  |     | ADD  |   |
| IH    | 1    | IH     | 1   | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 04    | 3    | 14     | 1   | 24  | 3/1 | 34   | 2   | 44    | 1     | 54   | 1 | 64   | 3-6  | 74   | 4 | 84   | 1 | 94   | 3 | A4   | 3-6 | B4      | 3 | C4   | 1 | D4   | 3 | E4   | 3-6 | F4   | 3 |
| loop  |      | ORCC   |     | BCC |     | PSHX |     | LSRA  |       | LSRB |   | LSR  |      | LSR  |   | ANDA |   | ANDA |   | ANDA |     | ANDA    |   | ANDB |   | ANDB |   | ANDB |     | ANDB |   |
| RL    | 3    | IM     | 2   | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 06    | 3-6  | 15     | 4-7 | 25  | 3/1 | 35   | 2   | 45    | 1     | 55   | 1 | 65   | 3-6  | 75   | 4 | 85   | 1 | 95   | 3 | A5   | 3-6 | B5      | 3 | C5   | 1 | D5   | 3 | E5   | 3-6 | F5   | 3 |
| JMP   |      | JSR    |     | BCS |     | PSHY |     | ROLA  |       | ROLB |   | ROL  |      | ROL  |   | BITA |   | BITA |   | BITA |     | BITA    |   | BITB |   | BITB |   | BITB |     | BITB |   |
| ID    | 2-4  | ID     | 2-4 | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 08    | 3    | 16     | 4   | 26  | 3/1 | 36   | 2   | 46    | 1     | 56   | 1 | 66   | 3-6  | 76   | 4 | 86   | 1 | 96   | 3 | A6   | 3-6 | B6      | 3 | C6   | 1 | D6   | 3 | E6   | 3-6 | F6   | 3 |
| JMP   |      | JSR    |     | BNE |     | PSHA |     | RORA  |       | RORB |   | ROR  |      | ROR  |   | LDAA |   | LDAA |   | LDAA |     | LDAA    |   | LDAB |   | LDAB |   | LDAB |     | LDAB |   |
| EX    | 3    | EX     | 3   | IH  | 1   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 07    | 4    | 17     | 4   | 27  | 3/1 | 37   | 2   | 47    | 1     | 57   | 1 | 67   | 3-6  | 77   | 4 | 87   | 1 | 97   | 1 | A7   | 1   | B7      | 1 | C7   | 1 | D7   | 1 | E7   | 3-6 | F7   | 3 |
| BSR   |      | JSR    |     | BEQ |     | PSHB |     | ASRA  |       | ASRB |   | ASR  |      | ASR  |   | CLRA |   | TSTA |   | NOP  |     | TFR/EXG |   | CLRB |   | TSTB |   | TST  |     | TST  |   |
| RL    | 2    | DI     | 2   | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IH   | 1 | IH   | 1 | IH   | 1   | IH      | 2 | IH   | 1 | IH   | 1 | ID   | 2-4 | EX   | 3 |
| 08    | 1    | 18     | -   | 28  | 3/1 | 38   | 3   | 48    | 1     | 58   | 1 | 68   | 3-6  | 78   | 4 | 88   | 1 | 98   | 3 | A8   | 3-6 | B8      | 3 | C8   | 1 | D8   | 3 | E8   | 3-6 | F8   | 3 |
| INX   |      | Page 2 |     | BVC |     | PULC |     | ASLA  |       | ASLB |   | ASL  |      | ASL  |   | EORA |   | EORA |   | EORA |     | EORA    |   | EORB |   | EORB |   | EORB |     | EORB |   |
| IH    | 1    | -      |     | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 09    | 1    | 19     | 2   | 29  | 3/1 | 39   | 2   | 49    | 1     | 59   | 1 | 69   | †2-4 | 79   | 3 | 89   | 1 | 99   | 3 | A9   | 3-6 | B9      | 3 | C9   | 1 | D9   | 3 | E9   | 3-6 | F9   | 3 |
| DEX   |      | LEAY   |     | BVS |     | PSHC |     | LSRD  |       | ASLD |   | CLR  |      | CLR  |   | ADCA |   | ADCA |   | ADCA |     | ADCA    |   | ADCB |   | ADCB |   | ADCB |     | ADCB |   |
| IH    | 1    | ID     | 2-4 | RL  | 2   | IH   | 1   | IH    | 1     | IH   | 1 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 0A    | †7   | 1A     | 2   | 2A  | 3/1 | 3A   | 3   | 4A    | †7    | 5A   | 2 | 6A   | †2-4 | 7A   | 3 | 8A   | 1 | 9A   | 3 | AA   | 3-6 | BA      | 3 | CA   | 1 | DA   | 3 | EA   | 3-6 | FA   | 3 |
| RTC   |      | LEAX   |     | BPL |     | PULD |     | CALL  |       | STAA |   | STAA |      | STAA |   | ORAA |   | ORAA |   | ORAA |     | ORAA    |   | ORAB |   | ORAB |   | ORAB |     | ORAB |   |
| IH    | 1    | ID     | 2-4 | RL  | 2   | IH   | 1   | EX    | 4     | DI   | 2 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 0B    | †8   | 1B     | 2   | 2B  | 3/1 | 3B   | 2   | 4B    | †7-10 | 5B   | 2 | 6B   | †2-4 | 7B   | 3 | 8B   | 1 | 9B   | 3 | AB   | 3-6 | BB      | 3 | CB   | 1 | DB   | 3 | EB   | 3-6 | FB   | 3 |
| RTI   |      | LEAS   |     | BMI |     | PSHD |     | CALL  |       | STAB |   | STAB |      | STAB |   | ADDA |   | ADDA |   | ADDA |     | ADDA    |   | ADDB |   | ADDB |   | ADDB |     | ADDB |   |
| IH    | 1    | ID     | 2-4 | RL  | 2   | IH   | 1   | ID    | 2-5   | DI   | 2 | ID   | 2-4  | EX   | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 2 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 0C    | 4-6  | 1C     | 4   | 2C  | 3/1 | 3C   | †+6 | 4C    | 4     | 5C   | 2 | 6C   | †2-4 | 7C   | 3 | 8C   | 2 | 9C   | 3 | AC   | 3-6 | BC      | 3 | CC   | 2 | DC   | 3 | EC   | 3-6 | FC   | 3 |
| BSET  |      | BSET   |     | BGE |     | BSET |     | STD   |       | STD  |   | STD  |      | STD  |   | CPD  |   | CPD  |   | CPD  |     | CPD     |   | LDD  |   | LDD  |   | LDD  |     | LDD  |   |
| ID    | 3-5  | EX     | 4   | RL  | 2   | SP   | 1   | DI    | 3     | DI   | 2 | ID   | 2-4  | EX   | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 0D    | 4-6  | 1D     | 4   | 2D  | 3/1 | 3D   | 5   | 4D    | 4     | 5D   | 2 | 6D   | †2-4 | 7D   | 3 | 8D   | 2 | 9D   | 3 | AD   | 3-6 | BD      | 3 | CD   | 2 | DD   | 3 | ED   | 3-6 | FD   | 3 |
| BCLR  |      | BCLR   |     | BLT |     | RTS  |     | BCLR  |       | STY  |   | STY  |      | STY  |   | CPY  |   | CPY  |   | CPY  |     | CPY     |   | LDY  |   | LDY  |   | LDY  |     | LDY  |   |
| ID    | 3-5  | EX     | 4   | RL  | 2   | IH   | 1   | DI    | 3     | DI   | 2 | ID   | 2-4  | EX   | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 0E    | †4-6 | 1E     | 5   | 2E  | 3/1 | 3E   | ††7 | 4E    | 4     | 5E   | 2 | 6E   | †2-4 | 7E   | 3 | 8E   | 2 | 9E   | 3 | AE   | 3-6 | BE      | 3 | CE   | 2 | DE   | 3 | EE   | 3-6 | FE   | 3 |
| BRSET |      | BRSET  |     | BGT |     | WAI  |     | BRSET |       | STX  |   | STX  |      | STX  |   | CPX  |   | CPX  |   | CPX  |     | CPX     |   | LDX  |   | LDX  |   | LDX  |     | LDX  |   |
| ID    | 4-6  | EX     | 5   | RL  | 2   | IH   | 1   | DI    | 4     | DI   | 2 | ID   | 2-4  | EX   | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX   | 3 |
| 0F    | †4-6 | 1F     | 5   | 2F  | 3/1 | 3F   | 9   | 4F    | 4     | 5F   | 2 | 6F   | †2-4 | 7F   | 3 | 8F   | 2 | 9F   | 3 | AF   | 3-6 | BF      | 3 | CF   | 2 | DF   | 3 | EF   | 3-6 | FF   | 3 |
| BRCLR |      | BRCLR  |     | BLE |     | SWI  |     | BRCLR |       | STS  |   | STS  |      | STS  |   | CPS  |   | CPS  |   | CPS  |     | CPS     |   | LDS  |   | LDS  |   | LDS  |     | LDS  |   |
| ID    | 4-6  | EX     | 5   | RL  | 2   | IH   | 1   | DI    | 4     | DI   | 2 | ID   | 2-4  | EX   | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX      | 3 | IM   | 3 | DI   | 2 | ID   | 2-4 | EX   | 3 |

**Key to Table A-2**

Opcode → 00 5 ← Number of HCS12 cycles († indicates HC12 different)  
Mnemonic → BGND  
Address Mode → IH 1 ← Number of bytes

**Table A-2. CPU12 Opcode Map (Sheet 2 of 2)**

|       |      |    |     |      |    |     |    |        |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |
|-------|------|----|-----|------|----|-----|----|--------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|
| 00    | MOVW | 4  | 10  | 12   | 20 | 4   | 30 | 10     | 40 | 10 | 50 | 10 | 60 | 10 | 70 | 10 | 80 | 10 | 90 | 10 | A0 | 10 | B0 | 10 | C0 | 10 | D0 | 10 | E0 | 10 | F0 | 10 |   |
| IM-ID | 5    | IH | 2   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 01    | MOVW | 5  | 11  | 12   | 21 | 3   | 31 | 10     | 41 | 10 | 51 | 10 | 61 | 10 | 71 | 10 | 81 | 10 | 91 | 10 | A1 | 10 | B1 | 10 | C1 | 10 | D1 | 10 | E1 | 10 | F1 | 10 |   |
| EX-ID | 5    | IH | 2   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 02    | MOVW | 5  | 12  | 13   | 22 | 4/3 | 32 | 10     | 42 | 10 | 52 | 10 | 62 | 10 | 72 | 10 | 82 | 10 | 92 | 10 | A2 | 10 | B2 | 10 | C2 | 10 | D2 | 10 | E2 | 10 | F2 | 10 |   |
| ID-ID | 4    | SP | 4   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 03    | MOVW | 5  | 13  | 3    | 23 | 4/3 | 33 | 10     | 43 | 10 | 53 | 10 | 63 | 10 | 73 | 10 | 83 | 10 | 93 | 10 | A3 | 10 | B3 | 10 | C3 | 10 | D3 | 10 | E3 | 10 | F3 | 10 |   |
| IM-EX | 6    | IH | 2   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 04    | MOVW | 6  | 14  | 12   | 24 | 4/3 | 34 | 10     | 44 | 10 | 54 | 10 | 64 | 10 | 74 | 10 | 84 | 10 | 94 | 10 | A4 | 10 | B4 | 10 | C4 | 10 | D4 | 10 | E4 | 10 | F4 | 10 |   |
| EX-EX | 6    | IH | 2   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 05    | MOVW | 5  | 15  | 12   | 25 | 4/3 | 35 | 10     | 45 | 10 | 55 | 10 | 65 | 10 | 75 | 10 | 85 | 10 | 95 | 10 | A5 | 10 | B5 | 10 | C5 | 10 | D5 | 10 | E5 | 10 | F5 | 10 |   |
| ID-EX | 5    | IH | 2   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 06    | ABA  | 2  | 16  | 2    | 26 | 4/3 | 36 | 10     | 46 | 10 | 56 | 10 | 66 | 10 | 76 | 10 | 86 | 10 | 96 | 10 | A6 | 10 | B6 | 10 | C6 | 10 | D6 | 10 | E6 | 10 | F6 | 10 |   |
| IH    | 2    | IH | 2   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 07    | DAA  | 3  | 17  | 2    | 27 | 4/3 | 37 | 10     | 47 | 10 | 57 | 10 | 67 | 10 | 77 | 10 | 87 | 10 | 97 | 10 | A7 | 10 | B7 | 10 | C7 | 10 | D7 | 10 | E7 | 10 | F7 | 10 |   |
| IH    | 2    | IH | 2   | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 08    | MOVW | 4  | 18  | 4-7  | 28 | 4/3 | 38 | 10     | 48 | 10 | 58 | 10 | 68 | 10 | 78 | 10 | 88 | 10 | 98 | 10 | A8 | 10 | B8 | 10 | C8 | 10 | D8 | 10 | E8 | 10 | F8 | 10 |   |
| IM-ID | 4    | ID | 3-5 | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 09    | MOVW | 5  | 19  | 4-7  | 29 | 4/3 | 39 | 10     | 49 | 10 | 59 | 10 | 69 | 10 | 79 | 10 | 89 | 10 | 99 | 10 | A9 | 10 | B9 | 10 | C9 | 10 | D9 | 10 | E9 | 10 | F9 | 10 |   |
| EX-ID | 5    | ID | 3-5 | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 0A    | MOVW | 5  | 1A  | 4-7  | 2A | 4/3 | 3A | †3n    | 4A | 10 | 5A | 10 | 6A | 10 | 7A | 10 | 8A | 10 | 9A | 10 | AA | 10 | BA | 10 | CA | 10 | DA | 10 | EA | 10 | FA | 10 |   |
| ID-ID | 4    | ID | 3-5 | RL   | 4  | SP  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 0B    | MOVW | 4  | 1B  | 4-7  | 2B | 4/3 | 3B | †5n/3n | 4B | 10 | 5B | 10 | 6B | 10 | 7B | 10 | 8B | 10 | 9B | 10 | AB | 10 | BB | 10 | CB | 10 | DB | 10 | EB | 10 | FB | 10 |   |
| IM-EX | 5    | ID | 3-5 | RL   | 4  | SP  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 0C    | MOVW | 6  | 1C  | 4-7  | 2C | 4/3 | 3C | †7B    | 4C | 10 | 5C | 10 | 6C | 10 | 7C | 10 | 8C | 10 | 9C | 10 | AC | 10 | BC | 10 | CC | 10 | DC | 10 | EC | 10 | FC | 10 |   |
| EX-EX | 6    | ID | 3-5 | RL   | 4  | SP  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 0D    | MOVW | 5  | 1D  | D4-7 | 2D | 4/3 | 3D | †6     | 4D | 10 | 5D | 10 | 6D | 10 | 7D | 10 | 8D | 10 | 9D | 10 | AD | 10 | BD | 10 | CD | 10 | DD | 10 | ED | 10 | FD | 10 |   |
| ID-EX | 5    | ID | 3-5 | RL   | 4  | ID  | 3  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 0E    | TAB  | 2  | 1E  | 4-7  | 2E | 4/3 | 3E | †8     | 4E | 10 | 5E | 10 | 6E | 10 | 7E | 10 | 8E | 10 | 9E | 10 | AE | 10 | BE | 10 | CE | 10 | DE | 10 | EE | 10 | FE | 10 |   |
| IH    | 2    | ID | 3-5 | RL   | 4  | IH  | 2  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |
| 0F    | TBA  | 2  | 1F  | 4-7  | 2F | 4/3 | 3F | 10     | 4F | 10 | 5F | 10 | 6F | 10 | 7F | 10 | 8F | 10 | 9F | 10 | AF | 10 | BF | 10 | CF | 10 | DF | 10 | EF | 10 | FF | 10 |   |
| IH    | 2    | ID | 3-5 | RL   | 4  | ID  | 3  | IH     | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2  | IH | 2 |

\* The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.


‡ Refer to instruction summary for different HC12 cycle count.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

**Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)**

|    |                  |                   |                 |                  |                  |                   |                 |                  |                   |                    |                  |                   |                   |                    |                     |                      |
|----|------------------|-------------------|-----------------|------------------|------------------|-------------------|-----------------|------------------|-------------------|--------------------|------------------|-------------------|-------------------|--------------------|---------------------|----------------------|
| 00 | 0,X<br>5b const  | -16,X<br>5b const | 1,+X<br>pre-inc | 1,X+<br>post-inc | 0,Y<br>5b const  | -16,Y<br>5b const | 1,+Y<br>pre-inc | 1,Y+<br>post-inc | 0,SP<br>5b const  | -16,SP<br>5b const | 1,+SP<br>pre-inc | 1,SP+<br>post-inc | 0,PC<br>5b const  | -16,PC<br>5b const | n,X<br>9b const     | n,SP<br>9b const     |
| 01 | 1,X<br>5b const  | -15,X<br>5b const | 2,+X<br>pre-inc | 2,X+<br>post-inc | 1,Y<br>5b const  | -15,Y<br>5b const | 2,+Y<br>pre-inc | 2,Y+<br>post-inc | 1,SP<br>5b const  | -15,SP<br>5b const | 2,+SP<br>pre-inc | 2,SP+<br>post-inc | 1,PC<br>5b const  | -15,PC<br>5b const | -n,X<br>9b const    | -n,SP<br>9b const    |
| 02 | 2,X<br>5b const  | -14,X<br>5b const | 3,+X<br>pre-inc | 3,X+<br>post-inc | 2,Y<br>5b const  | -14,Y<br>5b const | 3,+Y<br>pre-inc | 3,Y+<br>post-inc | 2,SP<br>5b const  | -14,SP<br>5b const | 3,+SP<br>pre-inc | 3,SP+<br>post-inc | 2,PC<br>5b const  | -14,PC<br>5b const | n,X<br>16b const    | n,SP<br>16b const    |
| 03 | 3,X<br>5b const  | -13,X<br>5b const | 4,+X<br>pre-inc | 4,X+<br>post-inc | 3,Y<br>5b const  | -13,Y<br>5b const | 4,+Y<br>pre-inc | 4,Y+<br>post-inc | 3,SP<br>5b const  | -13,SP<br>5b const | 4,+SP<br>pre-inc | 4,SP+<br>post-inc | 3,PC<br>5b const  | -13,PC<br>5b const | [n,X]<br>16b indir  | [n,SP]<br>16b indir  |
| 04 | 4,X<br>5b const  | -12,X<br>5b const | 5,+X<br>pre-inc | 5,X+<br>post-inc | 4,Y<br>5b const  | -12,Y<br>5b const | 5,+Y<br>pre-inc | 5,Y+<br>post-inc | 4,SP<br>5b const  | -12,SP<br>5b const | 5,+SP<br>pre-inc | 5,SP+<br>post-inc | 4,PC<br>5b const  | -12,PC<br>5b const | A,X<br>A offset     | A,SP<br>A offset     |
| 05 | 5,X<br>5b const  | -11,X<br>5b const | 6,+X<br>pre-inc | 6,X+<br>post-inc | 5,Y<br>5b const  | -11,Y<br>5b const | 6,+Y<br>pre-inc | 6,Y+<br>post-inc | 5,SP<br>5b const  | -11,SP<br>5b const | 6,+SP<br>pre-inc | 6,SP+<br>post-inc | 5,PC<br>5b const  | -11,PC<br>5b const | B,X<br>B offset     | B,SP<br>B offset     |
| 06 | 6,X<br>5b const  | -10,X<br>5b const | 7,+X<br>pre-inc | 7,X+<br>post-inc | 6,Y<br>5b const  | -10,Y<br>5b const | 7,+Y<br>pre-inc | 7,Y+<br>post-inc | 6,SP<br>5b const  | -10,SP<br>5b const | 7,+SP<br>pre-inc | 7,SP+<br>post-inc | 6,PC<br>5b const  | -10,PC<br>5b const | D,X<br>D offset     | D,SP<br>D offset     |
| 07 | 7,X<br>5b const  | -9,X<br>5b const  | 8,+X<br>pre-inc | 8,X+<br>post-inc | 7,Y<br>5b const  | -9,Y<br>5b const  | 8,+Y<br>pre-inc | 8,Y+<br>post-inc | 7,SP<br>5b const  | -9,SP<br>5b const  | 8,+SP<br>pre-inc | 8,SP+<br>post-inc | 7,PC<br>5b const  | -9,PC<br>5b const  | [D,X]<br>D indirect | [D,SP]<br>D indirect |
| 08 | 8,X<br>5b const  | -8,X<br>5b const  | 8,-X<br>pre-dec | 8,X-<br>post-dec | 8,Y<br>5b const  | -8,Y<br>5b const  | 8,-Y<br>pre-dec | 8,Y-<br>post-dec | 8,SP<br>5b const  | -8,SP<br>5b const  | 8,-SP<br>pre-dec | 8,SP-<br>post-dec | 8,PC<br>5b const  | -8,PC<br>5b const  | n,Y<br>9b const     | n,PC<br>9b const     |
| 09 | 9,X<br>5b const  | -7,X<br>5b const  | 7,-X<br>pre-dec | 7,X-<br>post-dec | 9,Y<br>5b const  | -7,Y<br>5b const  | 7,-Y<br>pre-dec | 7,Y-<br>post-dec | 9,SP<br>5b const  | -7,SP<br>5b const  | 7,-SP<br>pre-dec | 7,SP-<br>post-dec | 9,PC<br>5b const  | -7,PC<br>5b const  | -n,Y<br>9b const    | -n,PC<br>9b const    |
| 0A | 10,X<br>5b const | -6,X<br>5b const  | 6,-X<br>pre-dec | 6,X-<br>post-dec | 10,Y<br>5b const | -6,Y<br>5b const  | 6,-Y<br>pre-dec | 6,Y-<br>post-dec | 10,SP<br>5b const | -6,SP<br>5b const  | 6,-SP<br>pre-dec | 6,SP-<br>post-dec | 10,PC<br>5b const | -6,PC<br>5b const  | n,Y<br>16b const    | n,PC<br>16b const    |
| 0B | 11,X<br>5b const | -5,X<br>5b const  | 5,-X<br>pre-dec | 5,X-<br>post-dec | 11,Y<br>5b const | -5,Y<br>5b const  | 5,-Y<br>pre-dec | 5,Y-<br>post-dec | 11,SP<br>5b const | -5,SP<br>5b const  | 5,-SP<br>pre-dec | 5,SP-<br>post-dec | 11,PC<br>5b const | -5,PC<br>5b const  | [n,Y]<br>16b indir  | [n,PC]<br>16b indir  |
| 0C | 12,X<br>5b const | -4,X<br>5b const  | 4,-X<br>pre-dec | 4,X-<br>post-dec | 12,Y<br>5b const | -4,Y<br>5b const  | 4,-Y<br>pre-dec | 4,Y-<br>post-dec | 12,SP<br>5b const | -4,SP<br>5b const  | 4,-SP<br>pre-dec | 4,SP-<br>post-dec | 12,PC<br>5b const | -4,PC<br>5b const  | A,Y<br>A offset     | A,PC<br>A offset     |
| 0D | 13,X<br>5b const | -3,X<br>5b const  | 3,-X<br>pre-dec | 3,X-<br>post-dec | 13,Y<br>5b const | -3,Y<br>5b const  | 3,-Y<br>pre-dec | 3,Y-<br>post-dec | 13,SP<br>5b const | -3,SP<br>5b const  | 3,-SP<br>pre-dec | 3,SP-<br>post-dec | 13,PC<br>5b const | -3,PC<br>5b const  | B,Y<br>B offset     | B,PC<br>B offset     |
| 0E | 14,X<br>5b const | -2,X<br>5b const  | 2,-X<br>pre-dec | 2,X-<br>post-dec | 14,Y<br>5b const | -2,Y<br>5b const  | 2,-Y<br>pre-dec | 2,Y-<br>post-dec | 14,SP<br>5b const | -2,SP<br>5b const  | 2,-SP<br>pre-dec | 2,SP-<br>post-dec | 14,PC<br>5b const | -2,PC<br>5b const  | D,Y<br>D offset     | D,PC<br>D offset     |
| 0F | 15,X<br>5b const | -1,X<br>5b const  | 1,-X<br>pre-dec | 1,X-<br>post-dec | 15,Y<br>5b const | -1,Y<br>5b const  | 1,-Y<br>pre-dec | 1,Y-<br>post-dec | 15,SP<br>5b const | -1,SP<br>5b const  | 1,-SP<br>pre-dec | 1,SP-<br>post-dec | 15,PC<br>5b const | -1,PC<br>5b const  | [D,Y]<br>D indirect | [D,PC]<br>D indirect |

**Key to Table A-3**



**Table A-5. Transfer and Exchange Postbyte Encoding**


| TRANSFERS |     |                                        |                                        |                                            |                                            |                         |                                      |                                      |                                        |
|-----------|-----|----------------------------------------|----------------------------------------|--------------------------------------------|--------------------------------------------|-------------------------|--------------------------------------|--------------------------------------|----------------------------------------|
| ↓ LS      | MS⇒ | 0                                      | 1                                      | 2                                          | 3                                          | 4                       | 5                                    | 6                                    | 7                                      |
| 0         |     | A ⇒ A                                  | B ⇒ A                                  | CCR ⇒ A                                    | TMP3 <sub>L</sub> ⇒ A                      | B ⇒ A                   | X <sub>L</sub> ⇒ A                   | Y <sub>L</sub> ⇒ A                   | SP <sub>L</sub> ⇒ A                    |
| 1         |     | A ⇒ B                                  | B ⇒ B                                  | CCR ⇒ B                                    | TMP3 <sub>L</sub> ⇒ B                      | B ⇒ B                   | X <sub>L</sub> ⇒ B                   | Y <sub>L</sub> ⇒ B                   | SP <sub>L</sub> ⇒ B                    |
| 2         |     | A ⇒ CCR                                | B ⇒ CCR                                | CCR ⇒ CCR                                  | TMP3 <sub>L</sub> ⇒ CCR                    | B ⇒ CCR                 | X <sub>L</sub> ⇒ CCR                 | Y <sub>L</sub> ⇒ CCR                 | SP <sub>L</sub> ⇒ CCR                  |
| 3         |     | sex:A ⇒ TMP2                           | sex:B ⇒ TMP2                           | sex:CCR ⇒ TMP2                             | TMP3 ⇒ TMP2                                | D ⇒ TMP2                | X ⇒ TMP2                             | Y ⇒ TMP2                             | SP ⇒ TMP2                              |
| 4         |     | sex:A ⇒ D<br>SEX A,D                   | sex:B ⇒ D<br>SEX B,D                   | sex:CCR ⇒ D<br>SEX CCR,D                   | TMP3 ⇒ D                                   | D ⇒ D                   | X ⇒ D                                | Y ⇒ D                                | SP ⇒ D                                 |
| 5         |     | sex:A ⇒ X<br>SEX A,X                   | sex:B ⇒ X<br>SEX B,X                   | sex:CCR ⇒ X<br>SEX CCR,X                   | TMP3 ⇒ X                                   | D ⇒ X                   | X ⇒ X                                | Y ⇒ X                                | SP ⇒ X                                 |
| 6         |     | sex:A ⇒ Y<br>SEX A,Y                   | sex:B ⇒ Y<br>SEX B,Y                   | sex:CCR ⇒ Y<br>SEX CCR,Y                   | TMP3 ⇒ Y                                   | D ⇒ Y                   | X ⇒ Y                                | Y ⇒ Y                                | SP ⇒ Y                                 |
| 7         |     | sex:A ⇒ SP<br>SEX A,SP                 | sex:B ⇒ SP<br>SEX B,SP                 | sex:CCR ⇒ SP<br>SEX CCR,SP                 | TMP3 ⇒ SP                                  | D ⇒ SP                  | X ⇒ SP                               | Y ⇒ SP                               | SP ⇒ SP                                |
| EXCHANGES |     |                                        |                                        |                                            |                                            |                         |                                      |                                      |                                        |
| ↓ LS      | MS⇒ | 8                                      | 9                                      | A                                          | B                                          | C                       | D                                    | E                                    | F                                      |
| 0         |     | A ⇔ A                                  | B ⇔ A                                  | CCR ⇔ A                                    | TMP3 <sub>L</sub> ⇔ A<br>\$00:A ⇔ TMP3     | B ⇔ A<br>A ⇔ B          | X <sub>L</sub> ⇔ A<br>\$00:A ⇔ X     | Y <sub>L</sub> ⇔ A<br>\$00:A ⇔ Y     | SP <sub>L</sub> ⇔ A<br>\$00:A ⇔ SP     |
| 1         |     | A ⇔ B                                  | B ⇔ B                                  | CCR ⇔ B                                    | TMP3 <sub>L</sub> ⇔ B<br>\$FF:B ⇔ TMP3     | B ⇔ B<br>\$FF ⇔ A       | X <sub>L</sub> ⇔ B<br>\$FF:B ⇔ X     | Y <sub>L</sub> ⇔ B<br>\$FF:B ⇔ Y     | SP <sub>L</sub> ⇔ B<br>\$FF:B ⇔ SP     |
| 2         |     | A ⇔ CCR                                | B ⇔ CCR                                | CCR ⇔ CCR                                  | TMP3 <sub>L</sub> ⇔ CCR<br>\$FF:CCR ⇔ TMP3 | B ⇔ CCR<br>\$FF:CCR ⇔ D | X <sub>L</sub> ⇔ CCR<br>\$FF:CCR ⇔ X | Y <sub>L</sub> ⇔ CCR<br>\$FF:CCR ⇔ Y | SP <sub>L</sub> ⇔ CCR<br>\$FF:CCR ⇔ SP |
| 3         |     | \$00:A ⇔ TMP2<br>TMP2 <sub>L</sub> ⇔ A | \$00:B ⇔ TMP2<br>TMP2 <sub>L</sub> ⇔ B | \$00:CCR ⇔ TMP2<br>TMP2 <sub>L</sub> ⇔ CCR | TMP3 ⇔ TMP2                                | D ⇔ TMP2                | X ⇔ TMP2                             | Y ⇔ TMP2                             | SP ⇔ TMP2                              |
| 4         |     | \$00:A ⇔ D                             | \$00:B ⇔ D                             | \$00:CCR ⇔ D<br>B ⇔ CCR                    | TMP3 ⇔ D                                   | D ⇔ D                   | X ⇔ D                                | Y ⇔ D                                | SP ⇔ D                                 |
| 5         |     | \$00:A ⇔ X<br>X <sub>L</sub> ⇔ A       | \$00:B ⇔ X<br>X <sub>L</sub> ⇔ B       | \$00:CCR ⇔ X<br>X <sub>L</sub> ⇔ CCR       | TMP3 ⇔ X                                   | D ⇔ X                   | X ⇔ X                                | Y ⇔ X                                | SP ⇔ X                                 |
| 6         |     | \$00:A ⇔ Y<br>Y <sub>L</sub> ⇔ A       | \$00:B ⇔ Y<br>Y <sub>L</sub> ⇔ B       | \$00:CCR ⇔ Y<br>Y <sub>L</sub> ⇔ CCR       | TMP3 ⇔ Y                                   | D ⇔ Y                   | X ⇔ Y                                | Y ⇔ Y                                | SP ⇔ Y                                 |
| 7         |     | \$00:A ⇔ SP<br>SP <sub>L</sub> ⇔ A     | \$00:B ⇔ SP<br>SP <sub>L</sub> ⇔ B     | \$00:CCR ⇔ SP<br>SP <sub>L</sub> ⇔ CCR     | TMP3 ⇔ SP                                  | D ⇔ SP                  | X ⇔ SP                               | Y ⇔ SP                               | SP ⇔ SP                                |

TMP2 and TMP3 registers are for factory use only.

**Table A-6. Loop Primitive Postbyte Encoding (Ib)**

|    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |    |    |          |
|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|----|----|----------|
| 00 | A  | DBEQ (+) | 10 | A  | DBEQ (-) | 20 | A  | DBNE (+) | 30 | A  | DBNE (-) | 40 | A  | TBEQ (+) | 50 | A  | TBEQ (-) | 60 | A  | TBNE (+) | 70 | A  | TBNE (-) | 80 | A  | IBEQ (+) | 90 | A  | IBEQ (-) | A0 | A  | IBNE (+) | B0 | A  | IBNE (-) |
| 01 | B  | DBEQ (+) | 11 | B  | DBEQ (-) | 21 | B  | DBNE (+) | 31 | B  | DBNE (-) | 41 | B  | TBEQ (+) | 51 | B  | TBEQ (-) | 61 | B  | TBNE (+) | 71 | B  | TBNE (-) | 81 | B  | IBEQ (+) | 91 | B  | IBEQ (-) | A1 | B  | IBNE (+) | B1 | B  | IBNE (-) |
| 02 |    | --       | 12 |    | --       | 22 |    | --       | 32 |    | --       | 42 |    | --       | 52 |    | --       | 62 |    | --       | 72 |    | --       | 82 |    | --       | 92 |    | --       | A2 |    | --       | B2 |    | --       |
| 03 |    | --       | 13 |    | --       | 23 |    | --       | 33 |    | --       | 43 |    | --       | 53 |    | --       | 63 |    | --       | 73 |    | --       | 83 |    | --       | 93 |    | --       | A3 |    | --       | B3 |    | --       |
| 04 | D  | DBEQ (+) | 14 | D  | DBEQ (-) | 24 | D  | DBNE (+) | 34 | D  | DBNE (-) | 44 | D  | TBEQ (+) | 54 | D  | TBEQ (-) | 64 | D  | TBNE (+) | 74 | D  | TBNE (-) | 84 | D  | IBEQ (+) | 94 | D  | IBEQ (-) | A4 | D  | IBNE (+) | B4 | D  | IBNE (-) |
| 05 | X  | DBEQ (+) | 15 | X  | DBEQ (-) | 25 | X  | DBNE (+) | 35 | X  | DBNE (-) | 45 | X  | TBEQ (+) | 55 | X  | TBEQ (-) | 65 | X  | TBNE (+) | 75 | X  | TBNE (-) | 85 | X  | IBEQ (+) | 95 | X  | IBEQ (-) | A5 | X  | IBNE (+) | B5 | X  | IBNE (-) |
| 06 | Y  | DBEQ (+) | 16 | Y  | DBEQ (-) | 26 | Y  | DBNE (+) | 36 | Y  | DBNE (-) | 46 | Y  | TBEQ (+) | 56 | Y  | TBEQ (-) | 66 | Y  | TBNE (+) | 76 | Y  | TBNE (-) | 86 | Y  | IBEQ (+) | 96 | Y  | IBEQ (-) | A6 | Y  | IBNE (+) | B6 | Y  | IBNE (-) |
| 07 | SP | DBEQ (+) | 17 | SP | DBEQ (-) | 27 | SP | DBNE (+) | 37 | SP | DBNE (-) | 47 | SP | TBEQ (+) | 57 | SP | TBEQ (-) | 67 | SP | TBNE (+) | 77 | SP | TBNE (-) | 87 | SP | IBEQ (+) | 97 | SP | IBEQ (-) | A7 | SP | IBNE (+) | B7 | SP | IBNE (-) |

**Key to Table A-6**



**Table A-7. Branch/Complementary Branch**

| Branch   |          |        |                 | Complementary Branch |          |        |               |
|----------|----------|--------|-----------------|----------------------|----------|--------|---------------|
| Test     | Mnemonic | Opcode | Boolean         | Test                 | Mnemonic | Opcode | Comment       |
| r>m      | BGT      | 2E     | Z + (N ⊕ V) = 0 | r≤m                  | BLE      | 2F     | Signed        |
| r≥m      | BGE      | 2C     | N ⊕ V = 0       | r<m                  | BLT      | 2D     | Signed        |
| r=m      | BEQ      | 27     | Z = 1           | r≠m                  | BNE      | 26     | Signed        |
| r≤m      | BLE      | 2F     | Z + (N ⊕ V) = 1 | r>m                  | BGT      | 2E     | Signed        |
| r<m      | BLT      | 2D     | N ⊕ V = 1       | r≥m                  | BGE      | 2C     | Signed        |
| r>m      | BHI      | 22     | C + Z = 0       | r≤m                  | BLS      | 23     | Unsigned      |
| r≥m      | BHS/BCC  | 24     | C = 0           | r<m                  | BLO/BCS  | 25     | Unsigned      |
| r=m      | BEQ      | 27     | Z = 1           | r≠m                  | BNE      | 26     | Unsigned      |
| r≤m      | BLS      | 23     | C + Z = 1       | r>m                  | BHI      | 22     | Unsigned      |
| r<m      | BLO/BCS  | 25     | C = 1           | r≥m                  | BHS/BCC  | 24     | Unsigned      |
| Carry    | BCS      | 25     | C = 1           | No Carry             | BCC      | 24     | Simple        |
| Negative | BMI      | 2B     | N = 1           | Plus                 | BPL      | 2A     | Simple        |
| Overflow | BVS      | 29     | V = 1           | No Overflow          | BVC      | 28     | Simple        |
| r=0      | BEQ      | 27     | Z = 1           | r≠0                  | BNE      | 26     | Simple        |
| Always   | BRA      | 20     | —               | Never                | BRN      | 21     | Unconditional |

For 16-bit offset long branches precede opcode with a \$18 page prebyte.