

- Disassembly of MC9S12 op codes
- Decimal, Hexadecimal and Binary Numbers
  - How to disassemble an MC9S12 instruction sequence
  - Binary numbers are a code and represent what the programmer intends for the code
  - Convert binary and hex numbers to unsigned decimal
  - Convert unsigned decimal to hex
  - Signed number representation 2's complement form
  - Using the 1's complement table to find 2's complements of hex numbers
  - Overflow and Carry
  - Addition and subtraction of binary and hex numbers
  - The condition code register (CCR): N, Z, V and C bits

### **HC12 Instructions**

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (S12CPUV2 Reference Manual, Sections 5.3, 5.4, and 5.5).

• Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

LDAA \$2000 ; Copy contents of addr \$2000 into A STD 0,X ; Copy contents of D to addrs X and X+1

• Transfer — copy contents of one register to another.

TBA ; Copy B to A TFR X,Y ; Copy X to Y



• Exhange — exchange contents of two registers.

XGDX ; Exchange contents of D and X EXG A,B ; Exchange contents of A and B

• Move — copy contents of one memory location to another.

MOVB \$2000,\$20A0 ; Copy byte at \$2000 to \$20A0 MOVW 2,X+,2,Y+ ; Copy two bytes from address held ; in X to address held in Y ; Add 2 to X and Y

2. Arithmetic Instructions — addition, subtraction, multiplication, divison (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

ABA	; Add B to A; results in A	
SUBD \$20A1	; Subtract contents of \$20A1 from D	
INX	; Increment X by 1	
MUL	; Multiply A by B; results in D	

3. Logic and Bit Instructions — perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).

<ul> <li>Logic Instructions</li> </ul>	
ANDA \$2000	; Logical AND of A with contents of ;
	\$2000
EORB 2,X	; Exclusive OR B with contents of ;
	address (X+2)



#### Clear, Complement and Negate Instructions NEG -2,X ; Negate (2's comp) contents of ; address ; (X-2) CLRA ; Clear Acc A

• Bit manipulate and test instructions — work with one bit of a register or memory.

BITA #\$08	; Check to see if Bit 3 of A is set
BSET \$0002,#\$18	; Set bits 3 and 4 of address \$002

• Shift and rotate instructions

LSLA	; Logical shift left A
ASR \$1000	; Arithmetic shift right value at address
\$1000	

4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

TSTA	; (A)-0 set flags accordingly
CPX #\$8000	; (X) - \$8000 set flags accordingly

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

JMP L1	; Start executing code at address label	
	; L1	
BEQ L2	; If Z bit set, go to label L2	



DBNE X,L3	; Decrement X; if X not 0 then ; goto L3
BRCLR \$1A,#\$80,L4	; If bit 7 of addr \$1A clear, go to ; label L4
JSR sub1 RTS	; Jump to subroutine sub1 ; Return from subroutine

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

• Interrupt instructions

SWI ; Initiate software interrupt RTI ; Return from interrupt

7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

ABX	; Add (B) to (X)
LEAX 5,Y	; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

ANDCC #\$f0	; Clear N, Z, C and V bits of CCR
SEV	; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

PSHA	; Push contents of A onto stack
PULX	; Pull two top bytes of stack, put into X



10. Stop and Wait Instructions — put MC9S12 into low power mode (S12CPUV2 Reference Manual, Section 5.27).

STOP	; Put into lowest power mode
WAI	; Put into low power mode until next interrupt

11. Null Instructions

NOP ; No operation BRN ; Branch never

12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).



#### **Disassembly of an HC12 Program**

• It is sometimes useful to be able to convert *HC12 op codes* into *mnemonics*.

#### For example, consider the hex code:

ADDR DATA

-----

1000 C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

• To determine the instructions, use Table A-2 of the HCS12 Core Users Guide.

If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2. From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.

– If the first byte is **\$18**, use Sheet 2 of Table A.2, and do the same thing. For example, **18 06** is a two byte instruction, the mnemonic is **ABA**, and it uses the **INH** addressing mode, so there is no operand. Thus, the two bytes **18 06** is the op code for the instruction **ABA**.

Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code **\$E6** indicates **LDAB** indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte **01** indicates that the





operand is 0,1, which is **5-bit constant offset**, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All **9-bit constant offset** instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (**The 9th bit is a direction bit**, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.

– Transfer (**TFR**) and exchange (**EXG**) instructions all have the op code **\$B7**. Use Table A.5 to determine whether it is **TFR** or an **EXG**, and to determine which registers are being used. If the most significant bit of the postbyte is **0**, the instruction is a transfer instruction.

Loop instructions (Decrement and Branch, Increment and Branch, and Test and Branch) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is <u>positive</u> (forward) or <u>negative</u> (backward), use Table A.6. For example, in the sequence 04 35 EE, the 04 indicates a loop

instruction. The 35 indicates it is a **DBNE X** instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The **EE** indicates a branch of -18 bytes.

• Use up all the bytes for one instruction, then go on to the next instruction



C6 05	$\Rightarrow$ LDAA #\$05	5
		addressing mode
CE 20 00	$\Rightarrow$ LDX #\$200	0 three-byte LDX, IMM
		addressing mode
E6 01	$\Rightarrow$ LDAB 1,X	two to four-byte LDAB,
		IDX addressing mode. Operand
		$01 \Rightarrow 1, X$ , a 5b constant offset
		which uses only one postbyte
18 06	$\Rightarrow$ ABA	two-byte ABA, INH addressing
		mode
04 35 EE	⇒ DBNE X,(-	<b>18)</b> three-byte loop instruction
		Postbyte 35 indicates DBNE X,
		negative
3F	⇒ SWI	one-byte SWI, INH addressing
		mode



### Lecture 6 EE 308 Spring 2016

10       1
IH         1         IM         2         RL         2         IH         1         IH         1         ID         24         EX         3         IM         2         DI         2         ID         24         EX         3         IM         2<
MEM         EDIV         BRN         PULY         COMA         COMB         COM         COMPA         CMPA         CMPA         CMPA         CMPB         C
IH         1         IH         1         IH         1         IH         1         ID         24         EX         3         IM         2         DI         2         ID         24         EX         3         IM         2         DI         24         EX         3         33         33         33         C3         2         D
D2         1         12         ±1         22         3/1         32         3         42         1         62         3         67         4         82         1         62         3         63         3         63         3         63         3         63         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3         3         63         3         62 <th< td=""></th<>
INY         MUL         BHI         PULA         INCA         INCB         INC         INC         SBCA         SBCA         SBCA         SBCA         SBCA         SBCB
IH         I         IH         I         IH         I         IH         I         ID         2-4         EX         3         IM         2         DI         2         ID         2-4         EX         3         IM         3         3-6         163         3-6         73         4         8         3         3-6         163         3-6         73         4         8         3         3-6         163         3-6         163         3-6         73         4         8         10         2         10         2-4         EX         3         1M         2         10         2-1         10         2-4         EX         3         1M         2         10         2-4 <t< td=""></t<>
03         1         13         3         23         3/1         33         43         1         63         3-6         73         4         83         2         93         3         A3         3-6         B3         3         C3         2         D2CA         EX         SUBD         SUBD         SUBD         SUBD         ADD
DEY         EMUL         BLS         PULB         DECA         DECB         DEC         DEC         SUBD         SUBD         SUBD         SUBD         ADDD         ADD
D4         3         14         1         24         3/1         34         2         44         1         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         3         64         1         D4         3         A4         3         64         3         64         1         D4         3         A4         3
loop         ORCC         BCC         PSHX         LSR         LSR         LSR         ANDA         AND
RL         3         IM         2         RL         2         IH         1         IH         1         ID         2-4         EX         3         IM         2         DI         2         ID         2-4         EX         3         IM         2         DI         2-4         EX         3         IM         2         DI
D5         3-6         15         4-7         25         3/1         36         2         45         1         66         3-6         75         4         85         1         95         3         A5         3-6         B5         3         C5         1         D6         3         E5         3-6         F5           JJP         JSR         BCS         PSHY         ROLA         ROLA         ROLB         ROL         ROL         ROL         BITA         BI
JMP         JSR         BCS         PSHY         ROLA         ROLB         ROL         ROL         BITA
ID         2-4         ID         2-4         RL         2         IH         1         IH         1         ID         2-4         EX         3         IM         2         DI         2         ID         2-4         EX         3         IM         2         ID         2-4         EX         3         IM         2         ID
06         3         16         4         26         3/1         36         2         46         1         66         3.6         76         4         86         1         96         3         A6         3.6         B6         3         C6         1         D6         3         E6         3.6         76         4         86         1         96         3         A6         3.6         B6         3         C6         1         D6         3         E6         3.6         76         4         86         1         96         3         A6         3.6         B6         3         C6         1         D6         3         E6         3.6         76         4         87         LDAA
EX         3         EX         3         RL         2         IH         1         IH         1         ID         2-4         EX         3         IM         2         DI         2         ID         2-4         EX           07         4         17         4         7         1         67         1         67         3         67         7         4         87         1         97         1         A7         1         B7         1         C7         1         D7         1         E7         3-6         F7           SR         JSR         BEQ         PSHB
07         4         17         4         27         3/1         37         2         47         1         67         1         67         4         87         1         97         1         A7         1         B7         1         C7         1         D7         1         E7         3.6         F7         1         87         1         97         1         A7         1         B7         1         C7         1         D7         1         E7         3.6         F7         1         87         1         B7         1         C7         1         D7         1         E7         3.6         F7         5.6         77         4         87         1         97         1         A7         1         B7         1         C7         1         D7         1         E7         3.6         F7         T57         T5
BSR         JSR         BEQ         PSHB         ASRA         ASRB         ASR         ASR         CLRA         TSTA         NOP         TFR/EXG         CLRB         TSTB         TST         TST           RL         2         DI         2         RL         2         IH         1         IH         1         ID         2-4         EX         3         IH         1         ID         2-4         EX         3         IA         3         A
RL 2 DI 2 RL 2 IH 1 IH 1 IH 1 ID 24 EX 3 IH 1 IH 1 IH 1 IH 2 IH 1 IH 1 ID 24 EX 3 RH 1 IH 1 IH 1 IH 2 RH 1 IH 1 ID 24 EX 1 08 1 18 - 28 3/1 38 3 48 1 58 1 68 3-6 78 4 88 1 98 3 A8 3-6 B8 3 C8 1 D8 3 E8 3-6 F8
08 1 18 - 28 3/1 38 3 48 1 58 1 68 3-6 78 4 88 1 98 3 A8 3-6 B8 3 C8 1 D8 3 E8 3-6 F8
09 1 19 2 29 3/1 39 2 49 1 59 1 69 ±2-4 79 3 89 1 99 3 A9 3-6 B9 3 C9 1 D9 3 E9 3-6 F9
DEX LEAY BVS PSHC LSRD ASLD CLR CLR ADCA ADCA ADCA ADCA ADCA ADCB ADCB ADCB
IH 1 ID 2-4 RL 2 IH 1 IH 1 IH 1 ID 2-4 EX 3 IM 2 DI 2 ID 2-4 EX 3 IM 2 DI 2 ID 2-4 EX 3 IM 2 DI 2 ID 2-4 EX 3
0A t 1 A 2 2 A 3/1 3A 3 4A t 7 5A 2 6A t 2 7 A 3 8A 1 9A 3 AA 3 6 BA 3 CA 1 DA 3 EA 3 6 FA
RTC LEAX BPL PULD CALL STAA STAA STAA ORAA ORAA ORAA ORAA ORAA ORAA ORAB ORAB
IH 1 ID 2-4 RL 2 IH 1 EX 4 DI 2 ID 2-4 EX 3 IM 2 DI 2 ID 2 ID 2-4 EX 3 IM 2 DI 2 ID 2-4 EX 3 IM 2 DI 2 ID 2 ID 2-4 EX 3 IM 2 DI 2 ID 2 ID 2 ID 2 ID 2 ID 2 ID 2
0B †8 1B 2 2B 3/1 3B 2 4B ‡7-10 5B 2 6B ‡2-4 7B 3 8B 1 9B 3 AB 3-6 BB 3 CB 1 DB 3 EB 3-6 FB 5 RTI LEAS BMI PSHD CALL STAB STAB STAB ADDA ADDA ADDA ADDA ADDA ADDB ADDB A
IH 1 ID 24 RL 2 IH 1 ID 25 DI 2 ID 24 EX 3 IM 2 DI 2 ID 24 EX 3 IM 2 DI 2 ID 24 EX
DC 4-6 1C 4 2C 3/1 3C ±+5 4C 4 5C 2 6C ±2-4 7C 3 8C 2 9C 3 AC 3-6 BC 3 CC 2 DC 3 EC 3-6 FC
BSET BSET BGE wave BSET STD STD STD CPD CPD CPD LDD LDD LDD LDD LDD
ID 3-5 EX 4 RL 2 SP 1 DI 3 DI 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID 2 ID 2 ID 2-4 EX 3 IM 3 DI 2 ID
0D 4-8 1D 4 2D 3/1 3D 5 4D 4 5D 2 6D 22 4 7D 3 8D 2 9D 3 AD 3.6 BD 3 CD 2 DD 3 ED 3.6 FD
BCLR BCLR BLT RTS BCLR STY STY CPY CPY CPY LDY LDY LDY LDY
ID 3-5 EX 4 RL 2 IH 1 DI 3 DI 2 ID 2-4 EX 3 IM 3 DI 2 ID 2-4 EX 3 IM 3 DI 2 ID 2-4 EX 3
DE 14-6 1E 5 2E 3/1 3E 117 4E 4 5E 2 6E 12-4 7E 3 8E 2 9E 3 AE 3-6 BE 3 CE 2 DE 3 EE 3-6 FE 3 BRSET BRSET BRSET BOT WAL BRSET STX STX CPX CPX CPX CPX LDX LDX LDX LDX
BRSET BRSET BGT WAI BRSET STX STX STX CPX CPX CPX LDX LDX LDX LDX LDX
BRSET         BRSET         BGT         WAI         BRSET         STX         STX         CPX         CPX         CPX         LDX         L
BRSET         BRSET         BGT         WAI         BRSET         STX         STX         CPX         CPX         CPX         LDX         L

#### Table A-2. CPU12 Opcode Map (Sheet 1 of 2)

Key to Table A-2 Opcode -Mnemonic -

Address Mode

Number of HCS12 cycles (‡ indicates HC12 different)

Number of bytes



#### Lecture 6 EE 308 Spring 2016

#### Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

							_								
00 4 MOVW	10 12 IDIV	20 4 LBRA	30 10 TRAP	40 10 TRAP	50 10 TRAP	60 10 TRAP	70 10 TRAP	80 10 TRAP	90 10 TRAP	A0 10 TRAP	80 10 TRAP	C0 10 TRAP	D0 10 TRAP	E0 10 TRAP	F0 10 TRAP
IM-ID 5	IH 2	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
01 5 MOVW	11 12 FDIV	21 3 LBRN	31 10 TRAP	41 10 TRAP	51 10 TRAP	61 10 TRAP	71 10 TRAP	81 10 TRAP	91 10 TRAP	A1 10 TRAP	B1 10 TRAP	C1 10 TRAP	D1 10 TRAP	E1 10 TRAP	F1 10 TRAP
EX-ID 5	IH 2		IH 2		IH 2	IH 2		IH 2		IH 2	IH 2		IH 2		IH 2
02 5	12 13		32 10		52 10	62 10	72 10				B2 10		D2 10		F2 10
MOVW	EMACS	LBHI	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
ID-ID 4	3F 4	RL 4	IH 2	IH 2	IH 2		IH 2	IH 2		IH 2	IH 2		IH 2	IH 2	IH 2
03 5 MOVW	13 3 EMULS	23 4/3 LBLS	33 10 TRAP	43 10 TRAP	53 10 TRAP	63 10 TRAP	73 10 TRAP	83 10 TRAP	93 10 TRAP	A3 10 TRAP	B3 10 TRAP	C3 10 TRAP	D3 10 TRAP	E3 10 TRAP	F3 10 TRAP
IM-EX 6	IH 2	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
04 6 MOVW	14 12 EDIVS	24 4/3 LBCC	34 10 TRAP	44 10 TRAP	54 10 TRAP	64 10 TRAP	74 10 TRAP	84 10 TRAP	94 10 TRAP	A4 10 TRAP	84 10 TRAP	C4 10 TRAP	D4 10 TRAP	E4 10 TRAP	F4 10 TRAP
EX-EX 6	IH 2	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
05 5				45 10		65 10		85 10					D5 10		F5 10
MOVW	IDIVS	LBCS	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
ID-EX 5		RL 4	IH 2		IH 2							IH 2	IH 2		IH 2
06 2 ABA	16 2 SBA	26 4/3 LBNE	36 10 TRAP	46 10 TRAP	56 10 TRAP	66 10 TRAP	76 10 TRAP	86 10 TRAP	96 10 TRAP	A6 10 TRAP	86 10 TRAP	C6 10 TRAP	D6 10 TRAP	E6 10 TRAP	F6 10 TRAP
IH 2	IH 2	RL 4	IH 2		IH 2	IH 2		IH 2		IH 2	IH 2		IH 2	IH 2	IH 2
07 3	17 2	27 4/3											D7 10		F7 10
DAA	CBA	LBEQ	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
IH 2	IH 2		IH 2		IH 2	IH 2		IH 2			IH 2		IH 2		IH 2
08 4 MOVB	18 4-7 MAXA	28 4/3 LBVC	38 10 TRAP	48 10 TRAP	58 10 TRAP	68 10 TRAP	78 10 TRAP	88 10 TRAP	98 10 TRAP	A8 10 TRAP	88 10 TRAP	C8 10 TRAP	D8 10 TRAP	E8 10 TRAP	F8 10 TRAP
IM-ID 4	ID 3-5	RL 4	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
09 5	19 4-7	29 4/3	39 10	49 10	59 10	69 10	79 10	89 10	99 10	A9 10	B9 10	C9 10	D9 10	E9 10	F9 10
MO/B	MINA	LBVS	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
EX-ID 5			IH 2		IH 2			IH 2		IH 2	IH 2		IH 2		IH 2
MOVB 5	1A 4-7 EMAXD	2A 4/3 LBPL	3A †3n REV	4A 10 TRAP	5A 10 TRAP	6A 10 TRAP	7A 10 TRAP	8A 10 TRAP	9A 10 TRAP	AA 10 TRAP	BA 10 TRAP	CA 10 TRAP	DA 10 TRAP	EA 10 TRAP	FA 10 TRAP
ID-ID 4	ID 3-5		SP 2		IH 2	IH 2		IH 2	IH 2	IH 2	IH 2		IH 2		IH 2
0B 4 MOVB	1B 4-7 EMIND	2B 4/3 LBMI	3B †5n/3n REVW	4B 10 TRAP	5B 10 TRAP	6B 10 TRAP	7B 10 TRAP	8B 10 TRAP	9B 10 TRAP	AB 10 TRAP	BB 10 TRAP	CB 10 TRAP	DB 10 TRAP	EB 10 TRAP	FB 10 TRAP
IM-EX 5	ID 3-5	RL 4	SP 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
OC 6 MOVB	1C 4-7 MAXM	2C 4/3 LBGE	3C ±†7B WAV	4C 10 TRAP	5C 10 TRAP	6C 10 TRAP	7C 10 TRAP	8C 10 TRAP	9C 10 TRAP	AC 10 TRAP	BC 10 TRAP	CC 10 TRAP	DC 10 TRAP	EC 10 TRAP	FC 10 TRAP
EX-EX 6	ID 3-5	RL 4	SP 2		IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2		IH 2
0D 5	1D D4-7	2D 4/3		4D 10	5D 10		7D 10	8D 10		AD 10	BD 10		DD 10		FD 10
MOVB	MINM	LBLT	TBL	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP	TRAP
ID-EX 5	ID 3-5	RL 4	ID 3		IH 2		IH 2	IH 2	IH 2	IH 2	IH 2		IH 2	IH 2	IH 2
0E 2 TAB	1E 4-7	2E 4/3 LBGT	3E ±8 STOP	4E 10 TRAP	5E 10 TRAP	6E 10 TRAP	7E 10 TRAP	8E 10 TRAP	9E 10 TRAP	AE 10 TRAP	BE 10 TRAP	CE 10 TRAP	DE 10 TRAP	EE 10 TRAP	FE 10 TRAP
100	EMAXM														
IH 2	ID 3-5	1	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2	IH 2
	1	1		4F 10		H 2 6F 10 TRAP	7F 10	1H 2 8F 10 TRAP	9F 10	AF 10	BF 10		IH 2 DF 10 TRAP		1H 2 FF 10 TRAP
IH 2 0F 2	ID 3-5 1F 4-7	RL 4 2F 4/3 LBLE	3F 10 ETBL		5F 10	6F 10 TRAP	7F 10 TRAP	8F 10	9F 10 TRAP	AF 10 TRAP		CF 10 TRAP	DF 10	EF 10 TRAP	FF 10

\* The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.

‡ Refer to instruction summary for different HC12 cycle count.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.



#### Lecture 6 EE 308 Spring 2016

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
bb const
1.x         -15,x         2.x         1.Y         -15,Y         2.y+         1.SP         -15,SP         2.+SP         2.SP+         1.PC         -15,PC         -n,X         -n,SP           bb const
bb const         5b const         pre-inc         post-inc         5b const
02         12         22         32         42         52         62         72         82         92         A2         83,SP+         2,PC         -14,X         3,X+         post-inc         bb const
2.X         -14,X         3,+X         3,X+         2,Y         -14,Y         3,+Y         3,Y+         2,SP         5b const         5b co
bb const         5b const         pre-inc         post-inc         5b const         73         83         93         A3         B3         C3         D3         C3         D3         C3         D3         C3         D3         C3         D3         C3         D3         C4
D3         13         23         33         44,x         53         63         73         83         93         A3         B3         C3         D3         L3,PC         D3         P13,PC         D4         P13,PC         D3         P13,PC         D4         P13,PC         D4         P13,PC         D3         P13,PC         D3         P13,PC         D4         P13,PC         D4         P13,PC         D4         P13,PC         D4         P13,PC         D4         P13,PC         D4         P13,PC         D5         D5         D5
3.x         -13.x         4.x         13.y         4.x         4.x         13.y         4.x         13.y         4.x         13.y         13.y         4.x         13.y
5b const         5b const         pre-inc         post-inc         5b const         75
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
4.X         -12,X         5,+X         5,X+         5,Y+         5,Y+ <th< td=""></th<>
bb const         5b const         pre-inc         post-inc         5b const         75         85         95         A5         85         C5         D5         D5         C5         D5         D6         D7
D5         15         25         35         45         55         85         85         95         A5         85         C5         D5         D5<
5.X         -11.X         6.+X         6.X+         5.Y         -11.Y         6.+Y         6.Y+         5.P         5.P         -11.SP         6.+SP         6.SP+         5.PC         -11.PC         B.X         B.SP           5b const
5b const         5b const         pre-inc         post-inc         5b const
D6         16         26         36         46         56         60         76         86         96         A6         B8         C6         D6         -10,PC         D7,SP         6,PC         50         D0,SP         D0,SP         50         const         50         <
6,X         -10,X         7,+X         7,X+         6,Y         -10,Y         7,+Y         7,Y+         7,Y+         6,SP         50 const         7,SP+         6,PC         50 const
Ibb const         5b const         pre-inc         post-inc         5b const         5b const         pre-inc         post-inc         5b const         pre-inc
D7         17         27         37         47         57         87         77         87         97         A7         97         C7         D7         F7         F7           7,X         -9,X         8,+X         8,X+         7,Y         -9,Y         8,+Y         7,Y         57         87         77         87         97         A7         97         B7         C7         D7         E7         F7         D10
7.X         -9.X         8.+X         8.X+         7.Y         -9.Y         8.+Y         8.Y+         7.SP         -9.SP         8.+SP         8.SP+         7.PC         -9.PC         [D.X]         [D.X]         [D.SP]           5b const
D8         18         28         38         48         58         68         78         88         98         A8         B8         C8         D8         E8         F8         N,Y         n,PC           5b const         5b const         pre-dec         post-dec         5b const         5b c
8,X         -8,X         8,X         8,X         8,Y         -8,Y         8,Y         9,Y         9,Y         9,Y         9,Y         9,Y         9,Y         9,Y         9,Y         7,Y         9,Y         9,Y         7,Y         9,Y         9,Y         9,Y         9,Y         9,Y         9,Y         9,Y         9,Y </td
5b const         5b const         pre-dec         post-dec         5b const         5b const         pre-dec         post-dec         5b const         pb const         5b const         pb const         5b const         pb const
D0         19         29         39         49         59         69         70         89         99         A9         A9         B0         C9         D9         E9         F0           9,X         -7,X         7,-X         7,X-         9,Y         -7,Y         7,-Y         7,Y-         9,SP         -7,SP         7,SP-         9,PC         -7,PC         -n,Y         -n,PC           5b const
9,X         -7,X         7,-X         7,X         9,Y         -7,Y         7,-Y         7,Y         9,SP         -7,SP         7,SP         9,SP         -7,PC         9,PC         -7,PC         -n,Y         -n,PC           5b const
5b const         5b const         pre-dec         post-dec         5b const         5b const         5b const         pre-dec         post-dec         5b const         5b const         9b const         <
10A 1A 2A 3A 4A 5A 6A 7A 8A 9A AA 8A CA DA EA FA
1 10,X   -6,X   6,-X   6,X-   10,Y   -6,Y   6,-Y   6,Y-   10,SP   -6,SP   6,-SP   6,SP-   10,PC   -6,PC   n,Y   n,PC
Sb const 5b const pre-dec post-dec 5b const 5b const 5b const 5b const 5b const 5b const 10b con
08 18 28 38 48 58 68 78 88 98 A8 88 C8 D8 E8 F8 11X -5X 5.x 5.x 11Y -5Y 5.Y 11SP -5SP 5.SP 5.SP 5.SP 5.SP 5.C 1.PC -5PC Int 10 10 10 10 10 10 10 10 10 10 10 10
11,X -5,X 5,-X 5,X- 11,Y -5,Y 5,-Y 5,Y- 11,SP -5,SP 5,-SP 5,SP- 11,PC -5,PC [n,Y] [n,PC] 5b const 5b c
sor const. Sor const. pre-tec. posteret sor const. pre-tec. posteret sor const. pre-tec. posteret sor const. ac const. pre-tec. posteret sor const. ac const. pre-tec. posteret sor const. ac const. pre-tec. posteret sor
12.X -4.X 4X 4.X 12.Y -4.Y 4Y 4.Y 12.SP 4SP 4SP 4.SP 12.P -4.SP 4.P 12.P -4.P A.PC
5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const A offset A offset
TOD 1D 2D 3D 4D 5D 8D 7D 8D 9D AD 8D CD DD ED FD
13,X -3,X 3,-X 3,X 13,Y -3,Y 3,-Y 3,Y -13,SP 3,-SP 3,-SP 3,-SP 13,P -3,PC -3,PC 8,Y 8,PC
5b const 5b
0E 1E 2E 3E 4E 5E 8E 7E 8E 9E AE 8E CE DE EE FE
14,X -2,X 2,-X 2,X 14,Y -2,Y 2,-Y 2,Y 14,SP -2,SP 2,-SP 2,SP 14,PC -2,PC D,Y D,PC
5b const 5b const 5b const pre-dec post-dec 5b const 5b const pre-dec post-dec 5b const 5b co
5b const         5b const         pre-dec         post-dec         5b const
5b const 5b const pre-dec post-dec 5b const 5b c

#### Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)

Key to Table A-3 postbyte (hex)

type offset used

type

B0 #,REG source code syntax



## Lecture 6 EE 308 Spring 2016

			TRAN	SFERS	-	-			
US MS=	• 0	1	2	3	4	5	6	7	
0	$A \rightrightarrows A$	$B \Rightarrow A$	$CCR \Rightarrow A$	TMP3 <sub>L</sub> ⇒ A	B⇒A	$X_L \Rightarrow A$	$Y_L \Rightarrow A$	$SP_L \Rightarrow A$	
1	$A \rightrightarrows B$	B⇒B	$CCR \Rightarrow B$	TMP3 <sub>L</sub> ⇒ B	B⇒B	$X_L \Rightarrow B$	YL⇒B	SP <sub>L</sub> ⇒ B	
2	$A \Rightarrow CCR$	B ⇒ CCR	$CCR \Rightarrow CCR$	$TMP3_L$ ⇒ CCR	$B \Rightarrow CCR$	$X_L \Rightarrow CCR$	$Y_L \Rightarrow CCR$	$SP_L \Rightarrow CCR$	
3	sex:A ⇒ TMP2	2 sex:B ⇒ TMP2	sex:CCR $\Rightarrow$ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X⇒TMP2	Y ⇒ TMP2	$SP \Rightarrow TMP2$	
4	sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	$D \Rightarrow D$	X⇒D	Y⇒D	$SP \Rightarrow D$	
5	sex:A ⇒ X SEX A,X	sex:B⇒X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D⇒X	X⇒X	Y⇒X	SP⇒X	
6	sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D⇒Y	X⇒Y	$Y \rightleftharpoons Y$	SP⇒Y	
7	sex:A ⇒ SP SEX A,SP	sex:B⇒SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	$D \Rightarrow SP$	$X \Rightarrow SP$	$Y \Rightarrow SP$	$SP \Rightarrow SP$	
EXCHANGES									
US MS=	> 8	9	Α	В	С	D	E	F	
0	$A \Leftrightarrow A$	$B \Leftrightarrow A$	$CCR \Leftrightarrow A$	TMP3 <sub>L</sub> ⇒ A \$00:A ⇒ TMP3	B⇒A A⇒B	$X_L \Rightarrow A$ \$00:A $\Rightarrow X$	$Y_L \Rightarrow A$ \$00:A $\Rightarrow Y$	SP <sub>L</sub> ⇒ A \$00:A ⇒ SP	
1	$A \Leftrightarrow B$	$B \Leftrightarrow B$	$CCR \Leftrightarrow B$	TMP3 <sub>L</sub> ⇒ B \$FF:B ⇒ TMP3	B⇒B \$FF⇒A	$X_L \Rightarrow B$ \$FF:B $\Rightarrow X$	$Y_L \Rightarrow B$ \$FF:B $\Rightarrow Y$	SPL⇒B \$FF:B⇒SP	
2	$A \Leftrightarrow CCR$	$B \Leftrightarrow CCR$	$CCR \Leftrightarrow CCR$	TMP3 <sub>L</sub> ⇒ CCR \$FF:CCR ⇒ TMP3	$B \Rightarrow CCR$ \$FF:CCR $\Rightarrow D$	$X_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow X$	$Y_L \Rightarrow CCR$ \$FF:CCR $\Rightarrow Y$	SPL⇒CCR \$FF:CCR⇒SP	
3	$00:A \Rightarrow TMP2$ TMP2 <sub>L</sub> $\Rightarrow A$	2 \$00:B ⇒ TMP2 TMP2 <sub>L</sub> ⇒ B	\$00:CCR ⇒ TMP2 TMP2 <sub>L</sub> ⇒ CCR	TMP3 ⇔ TMP2	$D \Leftrightarrow TMP2$	$X \Leftrightarrow TMP2$	$Y \Leftrightarrow TMP2$	$SP \Leftrightarrow TMP2$	
4	\$00:A ⇒ D	\$00:B ⇒ D	$00:CCR \Rightarrow D$ B $\Rightarrow$ CCR	TMP3 ⇔ D	$D \Leftrightarrow D$	$X \Leftrightarrow D$	$Y \Leftrightarrow D$	$SP \Leftrightarrow D$	
5	$00:A \Rightarrow X$ $X_L \Rightarrow A$	$00:B \Rightarrow X$ $X_L \Rightarrow B$	$00:CCR \Rightarrow X$ $X_L \Rightarrow CCR$	TMP3 ⇔ X	$D \Leftrightarrow X$	$X \Leftrightarrow X$	$Y \Leftrightarrow X$	$SP \Leftrightarrow X$	
6	$00:A \Rightarrow Y$ $Y_L \Rightarrow A$	$00:B \Rightarrow Y$ $Y_L \Rightarrow B$	$00:CCR \Rightarrow Y$ $Y_L \Rightarrow CCR$	TMP3 ⇔ Y	$D \Leftrightarrow Y$	$X \Leftrightarrow Y$	$Y \Leftrightarrow Y$	$SP \Leftrightarrow Y$	
7	$00:A \Rightarrow SP$ $SP_1 \Rightarrow A$	$00:B \Rightarrow SP$ $SP_1 \Rightarrow B$	\$00:CCR ⇒ SP SP <sub>L</sub> ⇒ CCR	TMP3 ⇔ SP	$D \Leftrightarrow SP$	$X \Leftrightarrow SP$	$Y \Leftrightarrow SP$	$SP \Leftrightarrow SP$	

#### Table A-5. Transfer and Exchange Postbyte Encoding


TMP2 and TMP3 registers are for factory use only.



00 A	10 A	20 A	30 A	40 A	50 A	60 A	70 A	80 A	90 A	Ao A	Bo A
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
01 B	11 B	21 B	31 B	41 B	51 B	61 B	71 B	81 B	91 B	A1 B	B1 B
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
02	12	22	32	42	52	62	72	82	92	A2	82
-	-	_	_	_	-	-	-	-	_	-	-
03	13	23	33	43	53	63	73	83	93	A3	B3
-	-	-	-	-	-	-	-	-	_	-	-
04 D	14 D	24 D	34 D	44 D	54 D	64 D	74 D	84 D	94 D	A4 D	B4 D
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
05 X	15 X	25 X	35 X	45 X	55 X	65 X	75 X	85 X	95 X	A5 X	B5 X
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
06 Y	16 Y	26 Y	36 Y	46 Y	56 Y	66 Y	76 Y	86 Y	96 Y	A6 Y	B6 Y
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)
07 SP	17 SP		37 SP	47 SP	57 SP	67 SP	77 SP	87 SP	97 SP	A7 SP	B7 SP
DBEQ	DBEQ	DBNE	DBNE	TBEQ	TBEQ	TBNE	TBNE	IBEQ	IBEQ	IBNE	IBNE
(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)	(+)	(-)

#### Table A-6. Loop Primitive Postbyte Encoding (Ib)

#### Key to Table A-6



sign of 9-bit relative branch offset (lower eight bits are an extension byte following postbyte)

	Br	anch		Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	$Z + (N \oplus V) = 0$	r≤m	BLE	2F	Signed
r2m	BGE	2C	$N \oplus V = 0$	r <m< td=""><td>BLT</td><td>2D</td><td>Signed</td></m<>	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z + (N ⊕ V) = 1	r>m	BGT	2E	Signed
r <m< td=""><td>BLT</td><td>2D</td><td>N ⊕ V = 1</td><td>r≥m</td><td>BGE</td><td>2C</td><td>Signed</td></m<>	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned
r2m	BHS/BCC	24	C = 0	r <m< td=""><td>BLO/BCS</td><td>25</td><td>Unsigned</td></m<>	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned
r <m< td=""><td>BLO/BCS</td><td>25</td><td>C = 1</td><td>r≥m</td><td>BHS/BCC</td><td>24</td><td>Unsigned</td></m<>	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	_	Never	BRN	21	Unconditional

#### Table A-7. Branch/Complementary Branch

For 16-bit offset long branches precede opcode with a \$18 page prebyte.



#### **Binary, Hex and Decimal Numbers (4-bit representation)**

Binary	Hex	Decimal
0000	0	0
0001	1	1
0010	2	2
0011	3	3
0100	4	4
0101	5	5
0110	6	6
0111	7	7
1000	8	8
1001	9	9
1010	A	10
1011	В	11
1100	C	12
1101	D	13
1110	E	14
1111	F	15

#### What does a number represent?

Binary numbers are a code, and represent what the programmer intends for the code.

0x72 Some possible meanings: 'r' (ASCII) INC MEM (hh ll) (HC12 instruction) 114<sub>10</sub> (Unsigned number) +114<sub>10</sub> (Signed number) Set temperature in room to 69 °F



Set cruise control speed to 120 mph

### **Binary to Unsigned Decimal:**

Convert Binary to Unsigned Decimal 1111011  $_2$ 1 x 2<sup>6</sup> + 1 x 2 <sup>5</sup> + 1 x 2 <sup>4</sup> + 1 x 2 <sup>3</sup> + 0 x 2 <sup>2</sup> + 1 x 2 <sup>1</sup> + 1 x 2 <sup>0</sup> 1 x 64 + 1 x 32 + 1 x 16 + 1 x 8 + 0 x 4 + 1 x 2 + 1 x 1 123  $_{10}$ 

#### Hex to Unsigned Decimal

Convert Hex to Unsigned Decimal 82D6  $_{16}$ 8 x 16<sup>3</sup> + 2 x 16<sup>2</sup> + 13 x 16<sup>1</sup> + 6 x 16<sup>0</sup> 8 x 4096 + 2 x 256 + 13 x 16 + 6 x 1 33494  $_{10}$ 

### **Unsigned Decimal to Hex**

Convert Unsigned Decimal to Hex

Division	Q	I	R
		Decimal	Hex
721/16	45	1	1 🛉
45/16	2	13	D
2/16	0	2	2

721 <sub>10</sub> = 2D1 <sub>16</sub>



#### **Signed Number Representation in 2's Complement Form:**

If the most significant bit (MSB) is 0 (most significant hex digit 0–7), then the number is positive.

Get decimal equivalent by converting number to decimal, and use the + sign.

#### **Example for 8-bit number:**

 $\begin{array}{r} \textbf{3A}_{16} \mathrel{->} \mathrel{+} (\ 3 \ x \ 16^1 \ \mathrel{+} \ 10 \ x \ 16^0 \ )_{10} \\ \mathrel{+} (\ 3 \ x \ 16 \ \mathrel{+} \ 10 \ x \ 1 \ )_{10} \\ \mathrel{+} \textbf{58}_{10} \end{array}$ 

If the most significant bit is 1 (most significant hex digit 8–F), then the number is negative.


Get decimal equivalent by taking 2's complement of number, converting to decimal, and using – sign.

Example for 8–bit number:

 $\begin{array}{r} \mathbf{A3_{16}} \xrightarrow{->} - (5D)_{16} \\ - (5 \times 16^{1} + 13 \times 16^{0})_{10} \\ - (5 \times 16 + 13 \times 1)_{10} \\ - \mathbf{93}_{10} \end{array}$ 



# One's complement table makes it simple to finding 2's complements



To take two's complement, add one to one's complement.

Take two's complement of **D0C3**:

2F3C + 1 = 2F3D

#### Addition and Subtraction of Binary and Hexadecimal Numbers

Setting the C (Carry), V (Overflow), N (Negative) and Z (Zero) bits



How the C, V, N and Z bits of the CCR are changed?

N bit is set if result of operation is negative (MSB = 1)

Z bit is set if result of operation is zero (All bits = 0)

V bit is set if operation produced an overflow

C bit is set if operation produced a carry (borrow on subtraction)

Note: Not all instructions change these bits of the CCR



### **Addition of Hexadecimal Numbers**

### ADDITION:

C bit set when result does not fit in word

V bit set when P + P = N or N + N = P

N bit set when MSB of result is 1

Z bit set when result is 0

7A +52	2A +52	AC +8A	AC +72
CC	 7C	36	 1E
C: 0	C: 0	C: 1	C: 1
V: 1	V: 0	V: 1	V: 0
N: 1	N: 0	N: 0	N: 0
Z: 0	Z: 0	Z: 0	Z: 0



### **Subtraction of Hexadecimal Numbers**

#### SUBTRACTION:

C bit set on borrow (when the magnitude of the subtrahend is greater than the minuend)

V bit set when N - P = P or P - N = N

N bit set when MSB is 1

Z bit set when result is 0

7A -5C	8A -5C	5C -8A	2C -72
 1E	 2E	 D2	BA
C: 0	C: 0	C: 1	C: 1
V: 0	V: 1	V: 1	V: 0
N: 0	N: 0	N: 1	N: 1
Z: 0	Z: 0	Z: 0	Z: 0