## Homework 7: EE 252 Digital Electronics

- **5.14** Design a four-bit synchronous counter with parallel load. Use T flip-flops, instead of the D flip-flops used in Section 5.9.3
- **5.16** Repeat Problem 5.15 using D flip-flops. (\*5.15 Design a three-bit up/down counter using T flipflops. It should include a control input called Up/Down. If Up/Down = 0, then the circuit should behave as an up-counter. If Up/Down = 1, then the circuit should behave as a down-counter.)
- **5.18** Consider the circuit in Figure P5.4. How does this circuit compare with the circuit in Figure 5.16? Can the circuits be used for the same purposes? If not, what is the key difference between them?



Figure P5.4 Circuit for Problem 5.18.

**\*6.2** Derive a circuit that realizes the FSM defined by the state-assigned table in Figure P6.1 using JK flip-flops.

Present	Next state		
state	w = 0	w = 1	Output
<i>y</i> <sub>2</sub> <i>y</i> <sub>1</sub>	$Y_2 Y_1$	$Y_2Y_1$	z
0.0	10	11	0
0 1	01	0 0	0
10	11	0 0	0
11	10	01	1

Figure P6.1 State-assigned table for Problems 6.1 and 6.2.