EE 231
Exam 3
November 19, 2008

Name: _________________________________

Show all work. Partial credit will be given. No credit will be given if an answer appears with no supporting work.

1. Circle the correct answer to questions (a) through (i); give a numerical answer for (j) and (k):

(a) A movement of data from right (least significant bit) to left (most significant bit) is what type of shift:
   A. Right    B. Left    C. Parallel    D. Finite state machine

(b) A serial shift register with non-complemented feedback from the output of the last flip-flop to the input of the first is called a:
   A. Binary Counter    B. Gray Code Counter    C. Johnson Counter    D. Ring Counter

(c) A finite state machine in which the output depends on the present state and the present inputs is called a:
   A. Mealy machine    B. Mannie machine    C. Moore machine    D. Vending machine

(d) A finite state machine in which the output depends only on the present state is called a:
   A. Mealy machine    B. Mannie machine    C. Moore machine    D. Vending machine

(e) The circuit shown above is used for what purpose?
   A. Counter    B. Pulser    C. Shift register    D. Switch debounce

(f) The multiplexer is an example of what type of Boolean circuit?
   A. Sequential    B. Combinational    C. Moore machine    D. Analog

(g) Which sequential device has an output that is only dependent on the level of the inputs?
   A. Latch    B. Multiplexer    C. Flip-Flop    D. Clock Tree
module ex3 (input clock, clear, load, x, output reg y)

always @(posedge clock, negedge clear)
  if (clear == 1'b0) y <= 0;
  else if (load == 1'b0) y <= x;
  else y <= y;
endmodule

(h) For the Verilog code above, what type on input is clear?
A. Latched  B. Synchronous  C. Asynchronous  D. Tri-state

module ex3 (input clock, clear, x, output reg y)

always @(posedge clock, negedge clear)
  if (clear == 1'b0) y <= 0;
  else if (load == 1'b0) y <= x;
  else y <= y;
endmodule

(i) For the Verilog code above, what type on input is load?
A. Latched  B. Synchronous  C. Asynchronous  D. Tri-state

(j) A finite state machine has eleven states. (The number of states cannot be reduced.) What is the minimum number of flip-flops needed in the state register?
4. $2^3 = 8$ and $2^4 = 16$, so 3 flip-flops will only allow for 8 states, and 4 flip-flops will allow for up to 16 states.

(k) A finite state machine has eleven states. (The number of states cannot be reduced.) What is the number of flip-flops needed in the state register if the design is done using one-hot assignment?

11. One-hot means one flip-flop per state, so 11 states require 11 flip-flops.
2. A traffic signal controller has two inputs (plus a clock) and three outputs. The inputs are E (for east-west traffic) and N (for north-south traffic). The outputs are R (red light), Y (yellow light) and G (green light). The system is to behave as follows: G will be high for two clock cycles. If E is high on the second clock cycle, G will stay high for one more clock cycle. After this, Y will go high for one clock cycle, then R will go high for two clock cycles. If N is high on the second R-high clock cycle, R will stay high for one more clock cycle. After this, R and Y will go high at the same time, then the system will go back to the start of the sequence.

Draw a state diagram for this system.

Inputs are of the form EN. Moore outputs (in the state circles) are of the form RYG. The light will be green for two or three states, so I made states G1, G2 and G3. It will be red for two or three states, so I made state R1, R2 and R3. It will be yellow for one state (Y) and red-yellow for one state (RY). If will go from G1 to G2. In G2, it will go to G3 if E is 1, and will go to Y if E is 0. From G3, it will always go to Y. From Y, it will go to R1, the R2. In R2, it will go to R3 if N is 1, and to RY if N is 0. From R3, it will always go to RY. From RY it will always go to G1.
3. Consider the circuit below.

(a) Is this a Mealy or a Moore machine? Why?
This is a Moore machine. The output $z$ depends only on the state registers $Q_1$ and $Q_2$, and not on the input $x$.

(b) Write Boolean equations for the flip-flop inputs $D_1$ and $D_2$ and the system output $z$.

\[
D_1 = x \cdot (Q_1 + Q_2)
\]
\[
D_2 = x \cdot (Q'_1 + Q'_2)
\]

\[z = Q_1 Q'_2\]

(c) Tabulate the state transition table for the circuit.

<table>
<thead>
<tr>
<th>Present State</th>
<th>Input $x$</th>
<th>Next State</th>
<th>Output $z$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_2$</td>
<td>$Q_1$</td>
<td></td>
<td>$Q_2'$</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
(d) Draw a state diagram for the system.

Mealy outputs are inside the state circles. Inputs are on the transition arrows, showing which branch the system will take for the given inputs.
4. The Verilog code program below describes a universal counter:

```verilog
module ucntr( input clk, clear, ena, dir, load, 
             input [3:0] D, 
             output reg [3:0] Q);

always @(posedge clk)
    if (clear) Q <= 4'h0;
    else if (load) Q <= D;
    else if (ena & dir) Q <= Q + 4'h1;
    else if (ena & ~dir) Q <= Q - 4'h1;
    else Q <= Q;
endmodule
```

Show what will be on the outputs $Q$ and $z$ for the following inputs: