


EE 231**Homework 12****Due November 21, 2008**

1. Problem 7.14.
2. Problem 7.16. (Note: In addition to the address, data and power lines, a ROM chip also has a Chip Enable input and an Output Enable input.)
3. Problem 7.18.
4. Problem 7.19. Also, mark the fuse map on the attached PLA diagram.
5. Problem 7.25. Mark the fuse map on the attached PAL diagram.
6. Problem 7.26. Also, mark the fuse map on the attached macrocell diagram.
7. Problem 8.1. (Note: (a) should read $R2 \leftarrow R2 + 1, R1 \leftarrow R2$.)






Figure Number: 07 16
 Mano/Ciletti
 Digital Design, 4e




Figure Number: 07 19
 Mano/Ciletti
 Digital Design, 4e