## EE 231

## Homework 12

## Due November 20, 2009

1. The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input-output data lines are needed in each case?
(a) $16 \mathrm{~K} \times 8$
(b) $2 \mathrm{M} \times 16$
(c) $4 \mathrm{G} \times 32$
2. Give the number of bytes stored in the memories listed in Problem 1.
3. A DRAM chip uses two-dimensional address demultiplexing. It has 14 common address pins, with the row address having two more bits than the column address. What is the capacity of the memory?
4. This problem deals with the Hamming code for error detection and correction. The numbers are of the form $P_{0} P_{1} P_{2} D_{3} P_{4} D_{5} D_{6} D_{7} P_{8} D_{9} D_{10} D_{11} D_{12}$, where $P_{0}$ is the overall parity bit (called $P_{13}$ in the text).
(a) You read the number 1011011001001 from a memory which uses error detection and correction. What was the original 8 -bit data word that was written?
(b) Repeat (a) for the number 1011110100011.
(c) Repeat (a) for the number 1000101111001.
5. A ROM chip of $8,192 \times 16$ bits has two chip select inputs and operates from a 5 -volt power supply. How many pins are needed for the integrated circuit? Draw a block diagram and label all input and output terminals in the ROM.
6. Problem 7.17
7. Specify the size of a ROM (number of words and number of bits per word) that will accomodate the truth table for the following combinational circuit components:
(a) a binary multiplier the muliplies two 8 -bit binary words.
(b) a double four-to-one line multiplexer with common select and enable inputs
(c) a BCD-to-seven segment decoder with an enable input
8. Derive the PAL programming table to the BCD-to-excess-3-code converter whose Boolean functions are simplified in Figure 4.23 of the text. Draw the corresponding fuses on the attached PAL figure.

