EE 231L Fall 2005

EE 231L Lab 4

Prelab Part 2

The writeup for Lab 4 gives a code fragment for the state machine for the control system for a computer. It shows what should be on the output lines of the control system for two instructions: LDAA addr and LDAA #num. Make a table which shows what should which control lines should be active (READ, STORE, INST_L, C_L, ACCA_L, PC_I, and MAR_L), and what should be on the ALU_CTL and MEM_SEL lines for the other instructions of the computer. Here is the start for the LDAA addr and LDAA #num instructions:

Instruction	State C1	State C2	State C3
LDAA addr	INST_L, READ, PC_I	MAR_L, READ, PC_I	READ, ACCA_L
	$\mathtt{PC} o \mathtt{MEM_SEL}$	$\mathtt{PC} o \mathtt{MEM_SEL}$	$\mathtt{MAR} o \mathtt{MEM_SEL}$
			$oxedsymbol{ALU_LOAD} o oxedsymbol{ALU_CTL}$
	Next state: C2	Next State: C3	Next State: C1
LDAA #num	INST_L, READ, PC_I	ACCA_L, READ, PC_I	
	$\mathtt{PC} o \mathtt{MEM_SEL}$	$\mathtt{PC} o \mathtt{MEM_SEL}$	
		$\mathtt{ALU_LOAD} \to \mathtt{ALU_CTL}$	
	Next state: C2	Next State: C1	
ADDA addr	INST_L, READ, PC_I	MAR_L, READ, PC_I	READ, ACCA_L
	$\mathtt{PC} o \mathtt{MEM_SEL}$	$\mathtt{PC} o \mathtt{MEM_SEL}$	$ exttt{MAR} o exttt{MEM_SEL}$
			$\mathtt{ALU_ADD} \to \mathtt{ALU_CTL}$
	Next state: C2	Next State: C3	Next State: C1

Here are a few hints for finishing the table:

- The instructions SUBA addr, ANDA addr, ORAA addr, and CMPA addr are the same as LDAA addr, except for the ALU_CTL lines in State C3.
- The instructions JMP addr is similar to LDAA addr, except that in State C3, you need to load the data out of the memory chip into the PC register rather than into the ACCA register.