

Lecture 6

January 30, 2012

More on Assembly Language Programming

- Review of Addressing Modes
- Hand Assembling a Program
- MC9S12 Cycles – How Long Does a Program Take to Run?
- Assembler Directives
- MC9S12 Instructions
- Disassembly of MC9S12 Op Codes

Summary of MC9S12 addressing modes**ADDRESSING MODES**

Name	Example	Op Code	Effective Address
INH Inherent	ABA	18 06	None
IMM Immediate	LDAA #\$35	86 35	PC + 1
DIR Direct	LDAA \$35	96 35	0x0035
EXT Extended	LDAA \$2035	B6 20 35	0x2035
IDX Indexed IDX1 IDX2	LDAA 3,X LDAA 30,X LDAA 300,X	A6 03 A6 E0 13 A6 E2 01 2C	X + 3 X + 30 X + 300
IDX Indexed Postincrement	LDAA 3,X+	A6 32	X (X+3 -> X)
IDX Indexed Preincrement	LDAA 3,+X	A6 22	X+3 (X+3 -> X)
IDX Indexed Postdecrement	LDAA 3,X-	A6 3D	X (X-3 -> X)
IDX Indexed Predecrement	LDAA 3,-X	A6 2D	X-3 (X-3 -> X)
REL Relative	BRA \$1050 LBRA \$1F00	20 23 18 20 0E CF	PC + 2 + Offset PC + 4 + Offset

A few instructions have two effective addresses:

- **MOVB #\$AA,\$1C00** Move byte 0xAA (IMM) to address \$1C00 (EXT)
- **MOVW 0,X,0,Y** Move word from address pointed to by X (IDX) to address pointed to by Y (IDX)

A few instructions have three effective addresses:

- **BRSET FOO,#\$03,LABEL** Branch to LABEL (REL) if bits #\$03 (IMM) of variable FOO (EXT) are set.

Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the `org` statement, which shows where the first byte of the program will go into memory.
(E.g., `org $2000` will put the first instruction at address `$2000`.)
2. Look at the first instruction. Determine the addressing mode used.
(E.g., `ldab #10` uses IMM mode.)
3. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode.
(E.g., `ldab IMM` has object code `C6 ii`.)
 - Table A-1 of the **S12CPUV2 Reference Manual** has a concise summary of the instructions, addressing modes, op-codes, and cycles.
4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary.
(E.g., `ldab #10` becomes `C6 0A`.)
5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction.
(E.g., `$2000 + 2 = $2002` will be the starting address of the next instruction.)

```
org      $2000
ldab    #10
loop:   clra
        dbne   b,loop
        swi
```

Table A-1. Instruction Set Summary (Sheet 7 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail HCS12	Access Detail M68HC12	S X H I	N Z V C
LBGT rel16	Long Branch if Greater Than (if Z + (N ⊕ V) = 0) (signed)	REL	18 2E qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBHI rel16	Long Branch if Higher (if C + Z = 0) (unsigned)	REL	18 22 qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBHS rel16	Long Branch if Higher or Same (if C = 0) (unsigned) same function as LBCC	REL	18 24 qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBLE rel16	Long Branch if Less Than or Equal (if Z + (N ⊕ V) = 1) (signed)	REL	18 2F qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBLO rel16	Long Branch if Lower (if C = 1) (unsigned) same function as LBCS	REL	18 25 qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBLS rel16	Long Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	18 23 qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBLT rel16	Long Branch if Less Than (if N ⊕ V = 1) (signed)	REL	18 2D qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBMI rel16	Long Branch if Minus (if N = 1)	REL	18 2B qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBNE rel16	Long Branch if Not Equal (if Z = 0)	REL	18 26 qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBPL rel16	Long Branch if Plus (if N = 0)	REL	18 2A qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBRA rel16	Long Branch Always (if 1=1)	REL	18 20 qq rr	OPPP	OPPP	----	----
LBRN rel16	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	OPO	OPO	----	----
LBVC rel16	Long Branch if Overflow Bit Clear (if V=0)	REL	18 28 qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LBVS rel16	Long Branch if Overflow Bit Set (if V = 1)	REL	18 29 qq rr	OPPP/OPO ¹	OPPP/OPO ¹	----	----
LDAA #opr8i LDAA opr8a LDAA opr16a LDAA oprx0_xyssp LDAA oprx9_xyssp LDAA oprx16_xyssp LDAA [D,xyssp] LDAA [opr16,xyssp]	(M) ⇒ A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 ii 96 dd B6 hh ll A6 xb A6 xb ff A6 xb ee ff A6 xb ee ff A6 xb ee ff	P rPF rPO rPF rPO rPF frPP fifrPF fiprPF fiprPF	P rFP rOP rFP rPO rPO frPP frPP fifrFP fifrFP fiprFP fiprFP	----	ΔΔ0-
LDAB #opr8i LDAB opr8a LDAB opr16a LDAB oprx0_xyssp LDAB oprx9_xyssp LDAB oprx16_xyssp LDAB [D,xyssp] LDAB [opr16,xyssp]	(M) ⇒ B Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 ii D6 dd F6 hh ll E6 xb E6 xb ff E6 xb ee ff E6 xb ee ff E6 xb ee ff	P rPF rPO rPF rPO rPF frPP frPP fifrPF fifrPF fiprPF fiprPF	P rFP rOP rFP rPO rPO frPP frPP fifrFP fifrFP fiprFP fiprFP	----	ΔΔ0-
LDD #opr16i LDD opr8a LDD opr16a LDD oprx0_xyssp LDD oprx9_xyssp LDD oprx16_xyssp LDD [D,xyssp] LDD [opr16,xyssp]	(M,M+1) ⇒ A:B Load Double Accumulator D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC hh ll EC xb EC xb ff EC xb ee ff EC xb ee ff EC xb ee ff	PO RPF RPO RPF RPO RPO FRPP FRPP fifrPF fifrPF fiprPF fiprPF	OP RFP ROP RFP RPO RPO FRPP FRPP fifrFP fifrFP fiprFP fiprFP	----	ΔΔ0-

Note 1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

LDS #opr16i LDS opr8a LDS opr16a LDS oprx0_xyssp LDS oprx9_xyssp LDS oprx16_xyssp LDS [D,xyssp] LDS [opr16,xyssp]	(M,M+1) ⇒ SP Load Stack Pointer	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CF jj kk DF dd FF hh ll EF xb EF xb ff EF xb ee ff EF xb ee ff EF xb ee ff	PO RPF RPO RPF RPO RPO FRPP FRPP fifrPF fifrPF fiprPF fiprPF	OP RFP ROP RFP RPO RPO FRPP FRPP fifrFP fifrFP fiprFP fiprFP	----	ΔΔ0-
LDX #opr16i LDX opr8a LDX opr16a LDX oprx0_xyssp LDX oprx9_xyssp LDX oprx16_xyssp LDX [D,xyssp] LDX [opr16,xyssp]	(M,M+1) ⇒ X Load Index Register X	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CE jj kk DE dd FE hh ll EE xb EE xb ff EE xb ee ff EE xb ee ff EE xb ee ff	PO RPF RPO RPF RPO RPO FRPP FRPP fifrPF fifrPF fiprPF fiprPF	OP RFP ROP RFP RPO RPO FRPP FRPP fifrFP fifrFP fiprFP fiprFP	----	ΔΔ0-

Table A-1. Instruction Set Summary (Sheet 3 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
				HCS12	M68HC12		
BLS rel8	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	PPP/P ¹	PPP/P ¹	----	----
BLT rel8	Branch if Less Than (if N ⊕ V = 1) (signed)	REL	2D rr	PPP/P ¹	PPP/P ¹	----	----
BMI rel8	Branch if Minus (if N = 1)	REL	2B rr	PPP/P ¹	PPP/P ¹	----	----
BNE rel8	Branch if Not Equal (if Z = 0)	REL	26 rr	PPP/P ¹	PPP/P ¹	----	----
BPL rel8	Branch if Plus (if N = 0)	REL	2A rr	PPP/P ¹	PPP/P ¹	----	----
BRA rel8	Branch Always (if 1 = 1)	REL	20 rr	PPP	PPP	----	----
BRCLR opr8a, msk8, rel8	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR	4F dd mm rr	rPPP	rPPP	----	----
BRCLR opr16a, msk8, rel8		EXT	1F hh 11 mm rr	rFPPP	rFPPP		
BRCLR oprx0_xy8, msk8, rel8		IDX	0F xb mm rr	rPPP	rPPP		
BRCLR oprx9_xy8, msk8, rel8		IDX1	0F xb ff mm rr	rFPPP	rFPPP		
BRCLR oprx16_xy8, msk8, rel8		IDX2	0F xb ee ff mm rr	rFrPPP	rFrPPP		
BRN rel8	Branch Never (if 1 = 0)	REL	21 rr	P	P	----	----
BRSET opr8, msk8, rel8	Branch if (\bar{M}) • (mm) = 0 (if All Selected Bit(s) Set)	DIR	4E dd mm rr	rPPP	rPPP	----	----
BRSET opr16a, msk8, rel8		EXT	1E hh 11 mm rr	rFPPP	rFPPP		
BRSET oprx0_xy8, msk8, rel8		IDX	0E xb mm rr	rPPP	rPPP		
BRSET oprx9_xy8, msk8, rel8		IDX1	0E xb ff mm rr	rFPPP	rFPPP		
BRSET oprx16_xy8, msk8, rel8		IDX2	0E xb ee ff mm rr	rFrPPP	rFrPPP		
BSET opr8, msk8	(M) + (mm) ⇒ M Set Bit(s) in Memory	DIR	4C dd mm	rPwO	rPwO	----	Δ Δ 0 -
BSET opr16a, msk8		EXT	1C hh 11 mm	rPwP	rPwP		
BSET oprx0_xy8, msk8		IDX	0C xb mm	rPwO	rPwO		
BSET oprx9_xy8, msk8		IDX1	0C xb ff mm	rPwP	rPwP		
BSET oprx16_xy8, msk8		IDX2	0C xb ee ff mm	frPwPO	frPwOP		
BSR rel8	(SP) – 2 ⇒ SP; RTN _H ; RTN _L ⇒ M _(SP) ; M _(SP+1) Subroutine address ⇒ PC Branch to Subroutine	REL	07 rr	SPPP	PPPS	----	----
BVC rel8	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	PPP/P ¹	PPP/P ¹	----	----
BVS rel8	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	PPP/P ¹	PPP/P ¹	----	----
CALL opr16a, page	(SP) – 2 ⇒ SP; RTN _H ; RTN _L ⇒ M _(SP) ; M _(SP+1)	EXT	4A hh 11 pg	gnfSsPPP	gnfSsPPP	----	----
CALL oprx0_xy8, page	(SP) – 1 ⇒ SP; (PPG) ⇒ M _(SP) ;	IDX	4B xb pg	gnfSsPPP	gnfSsPPP		
CALL oprx9_xy8, page	pg ⇒ PPAGE register; Program address ⇒ PC	IDX1	4B xb ff pg	gnfSsPPP	gnfSsPPP		
CALL oprx16_xy8, page	Call subroutine in extended memory (Program may be located on another expansion memory page.)	IDX2	4B xb ee ff pg	fgnfSsPPP	fgnfSsPPP		
CALL [D,xy8]		[D,IDX]	4B xb	fignSsPPP	fignSsPPP		
CALL [opr16_xy8]		[IDX2]	4B xb ee ff	fignSsPPP	fignSsPPP		
CBA	(A) – (B) Compare 8-Bit Accumulators	INH	18 17	OO	OO	----	Δ Δ Δ Δ
CLC	0 ⇒ C Translates to ANDCC #\$FE	IMM	10 FE	P	P	----	-- 0
CLI	0 ⇒ I Translates to ANDCC #\$EF (enables I-bit interrupts)	IMM	10 EF	P	P	----	---
CLR opr16a	0 ⇒ M Clear Memory Location	EXT	79 hh 11	PwO	wOP	----	0 1 0 0
CLR oprx0_xy8		IDX	69 xb	Pw	Pw		
CLR oprx9_xy8		IDX1	69 xb ff	PwO	PwO		
CLR oprx16_xy8		IDX2	69 xb ee ff	PwP	PwP		
CLR [D,xy8]		[D,IDX]	69 xb	PifW	PifPw		
CLR [opr16_xy8]		[IDX2]	69 xb ee ff	PifW	PifPw		
CLRA	0 ⇒ A Clear Accumulator A	INH	87	O	O		
CLRB	0 ⇒ B Clear Accumulator B	INH	C7	O	O		
CLV	0 ⇒ V Translates to ANDCC #\$FD	IMM	10 FD	P	P	----	-- 0 -

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

CMPA #opr8i	(A) – (M)	IMM	81 ii	P	P	----	Δ Δ Δ Δ
CMPA opr8a	Compare Accumulator A with Memory	DIR	91 dd	rPf	rFP		
CMPA opr16a		EXT	B1 hh 11	rPO	rOP		
CMPA oprx0_xy8		IDX	A1 xb	rPF	rFP		
CMPA oprx9_xy8		IDX1	A1 xb ff	rPO	rPO		
CMPA oprx16_xy8		IDX2	A1 xb ee ff	rFP	rFP		
CMPA [D,xy8]		[D,IDX]	A1 xb	fifrPf	fifrFP		
CMPA [opr16_xy8]		[IDX2]	A1 xb ee ff	fifPrPf	fifPrFP		

Table A-1. Instruction Set Summary (Sheet 4 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
				HCS12	M68HC12		
CMPB #opr8i CMPB opr8a CMPB opr16a CMPB oprx0_xysp CMPB oprx9_xysp CMPB oprx16_xysp CMPB [D,xysp] CMPB [opr16,xysp]	(B) – (M) Compare Accumulator B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 ii D1 dd F1 hh ll E1 xb E1 xb ff E1 xb ee ff E1 xb E1 xb ee ff	P rPf rPO rPf rPO frPP firPf firPfP	P rFP rOP rFP rPO frPP firPw firPw	----	ΔΔΔΔ
COM opr16a COM oprx0_xysp COM oprx9_xysp COM oprx16_xysp COM [D,xysp] COM [opr16,xysp] COMA COMB	(M̄) ⇒ M equivalent to \$FF – (M) ⇒ M 1's Complement Memory Location (Ā) ⇒ A Complement Accumulator A (B̄) ⇒ B Complement Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	71 hh ll 61 xb 61 xb ff 61 xb ee ff 61 xb 61 xb ee ff INH INH	rPwO rPw rPwO rPw frPwP firPw firPw O O	rOPw rPw rPwO rPw frPPw firPw firPw O O	----	ΔΔ01
CPD #opr16i CPD opr8a CPD opr16a CPD oprx0_xysp CPD oprx9_xysp CPD oprx16_xysp CPD [D,xysp] CPD [opr16,xysp]	(A:B) – (M:M+1) Compare D to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8C jj kk 9C dd B0 hh ll AC xb AC xb ff AC xb ee ff AC xb AC xb ee ff	PO RPf RPO RPf RPO RPO frPP firPf firPfP	OP RFP ROP RFP RPO RPO frPP firPfp firPfp	----	ΔΔΔΔ
CPS #opr16i CPS opr8a CPS opr16a CPS oprx0_xysp CPS oprx9_xysp CPS oprx16_xysp CPS [D,xysp] CPS [opr16,xysp]	(SP) – (M:M+1) Compare SP to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd B0 hh ll AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff	PO RPf RPO RPf RPO RPO frPP firPf firPfp	OP RFP ROP RFP RPO RPO frPP firPfp firPfp	----	ΔΔΔΔ
CPX #opr16i CPX opr8a CPX opr16a CPX oprx0_xysp CPX oprx9_xysp CPX oprx16_xysp CPX [D,xysp] CPX [opr16,xysp]	(X) – (M:M+1) Compare X to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8E jj kk 9E dd B0 hh ll AE xb AE xb ff AE xb ee ff AE xb AE xb ee ff	PO RPf RPO RPf RPO RPO frPP firPf firPfp	OP RFP ROP RFP RPO RPO frPP firPfp firPfp	----	ΔΔΔΔ
CPY #opr16i CPY opr8a CPY opr16a CPY oprx0_xysp CPY oprx9_xysp CPY oprx16_xysp CPY [D,xysp] CPY [opr16,xysp]	(Y) – (M:M+1) Compare Y to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8D jj kk 9D dd B0 hh ll AD xb AD xb ff AD xb ee ff AD xb AD xb ee ff	PO RPf RPO RPf RPO RPO frPP firPf firPfp	OP RFP ROP RFP RPO RPO frPP firPfp firPfp	----	ΔΔΔΔ
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	OFO	OFO	----	ΔΔ?Δ
DBEQ abdxys, rel9	(cntr – 1 ⇒ cntr If (cntr) = 0, then Branch else Continue to next instruction Decrement Counter and Branch if = 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	PPP	----	----
DBNE abdxys, rel9	(cntr – 1 ⇒ cntr If (cntr) not = 0, then Branch; else Continue to next instruction Decrement Counter and Branch if ≠ 0 (cntr = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	PPP	----	----

Core User Guide — S12CPU15UG V1.2

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
STY opr8a STY opr16a STY oprx0_xysppc STY oprx9_xysppc STY oprx16_xysppc STY [D,xysppc] STY [opr16,xysppc]	Store Y (Y _H :Y _L) \Rightarrow M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh 11 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	PW PWO PW PWO PWP PIFW PIPW	[--- --- A A 0 ---]
SUBA #opr8i SUBA opr8a SUBA opr16a SUBA oprx0_xysppc SUBA oprx9_xysppc SUBA oprx16_xysppc SUBA [D,xysppc] SUBA [opr16,xysppc]	Subtract from A (A)–(M) \Rightarrow A or (A)–imm \Rightarrow A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd B0 hh 11 A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	P rPf rPO rPf rPO frPP fIfPrPf fIPrPf	[--- --- A A A A A]
SUBB #opr8i SUBB opr8a SUBB opr16a SUBB oprx0_xysppc SUBB oprx9_xysppc SUBB oprx16_xysppc SUBB [D,xysppc] SUBB [opr16,xysppc]	Subtract from B (B)–(M) \Rightarrow B or (B)–imm \Rightarrow B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh 11 E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	P rPf rPO rPf rPO frPP fIfPrPf fIPrPf	[--- --- A A A A A]
SUBD #opr16i SUBD opr8a SUBD opr16a SUBD oprx0_xysppc SUBD oprx9_xysppc SUBD oprx16_xysppc SUBD [D,xysppc] SUBD [opr16,xysppc]	Subtract from D (A:B)–(M:M+1) \Rightarrow A:B or (A:B)–imm \Rightarrow A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	83 jj kk 93 dd B3 hh 11 A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPRPf	[--- --- A A A A A]
SWI	Software interrupt; (SP) \rightarrow SP RTN _H :RTN _L \Rightarrow M _{SP} :M _{SP+1} (SP) \rightarrow SP; (Y _H :Y _L) \Rightarrow M _{SP} :M _{SP+1} (SP) \rightarrow SP; (X _H :X _L) \Rightarrow M _{SP} :M _{SP+1} (SP) \rightarrow SP; (B:A) \Rightarrow M _{SP} :M _{SP+1} (SP) \rightarrow SP; (CCR) \Rightarrow M _{SP} ; 1 \Rightarrow I (SWI vector) \Rightarrow PC	INH	3F	VSPSSPSSP*	[--- 1 --- --- --- ---]
*The CPU also uses VSPSSPSSP for hardware interrupts and unimplemented opcode traps.					
TAB	Transfer A to B; (A) \Rightarrow B	INH	18 0E	OO	[--- --- A A 0 ---]
TAP	Transfer A to CCR; (A) \Rightarrow CCR Assembled as TFA A, CCR	INH	B7 02	P	[A ↓ A A A A A A]
TBA	Transfer B to A; (B) \Rightarrow A	INH	18 0F	OO	[--- --- A A 0 ---]
TBEQ abdxysp,rel9	Test and branch if equal to 0 If (counter)=0, then (PC)+2+rel \rightarrow PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ---]
TBL oprx0_xysppc	Table lookup and interpolate, 8-bit (M)+[(B) \times ((M+1)–(M))] \Rightarrow A	IDX	18 3D xb	ORffffP	[--- --- A A --- A]
TBNE abdxysp,rel9	Test and branch if not equal to 0 If (counter) \neq 0, then (PC)+2+rel \rightarrow PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ---]
TFR abcdxysp,abcdxysp	Transfer from register to register (r1) \Rightarrow r2 r1 and r2 same size \$00:(r1) \Rightarrow r2 r1=8-bit; r2=16-bit (r1 _L) \Rightarrow r2 r1=16-bit; r2=8-bit	INH	B7 eb	P	[--- --- --- --- --- ---] or [A ↓ A A A A A A]
TPASame as TFR CCR,A	Transfer CCR to A; (CCR) \Rightarrow A	INH	B7 20	P	[--- --- --- --- --- ---]

DBNE

Decrement and Branch if Not Equal to Zero

DBNE

Operation (counter) – 1 ⇒ counter
 If (counter) not = 0, then (PC) + \$0003 + rel ⇒ PC

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$OFF (-256 to +255) from the address following the last byte of object code in the instruction.

CCR**Effects**

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

Code and**CPU****Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE abdxysp, rel9	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)

Loop Primitive Postbyte (1b) Coding				
Source Form	Postbyte ¹	Object Code	Counter Register	Offset
DBNE A, rel9	0010 X000	04 20 rr	A	Positive
DBNE B, rel9	0010 X001	04 21 rr	B	
DBNE D, rel9	0010 X100	04 24 rr	D	
DBNE X, rel9	0010 X101	04 25 rr	X	
DBNE Y, rel9	0010 X110	04 26 rr	Y	
DBNE SP, rel9	0010 X111	04 27 rr	SP	
DBNE A, rel9	0011 X000	04 30 rr	A	Negative
DBNE B, rel9	0011 X001	04 31 rr	B	
DBNE D, rel9	0011 X100	04 34 rr	D	
DBNE X, rel9	0011 X101	04 35 rr	X	
DBNE Y, rel9	0011 X110	04 36 rr	Y	
DBNE SP, rel9	0011 X111	04 37 rr	SP	

NOTES:

1. Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit: bit 3 is not used; bits 2:1:0 select the counter register.

MC9S12 Cycles

- MC9S12 on the Dragon12-Plus board works on 48 MHz clock
- A processor cycle takes 2 clock cycles – P clock is 24 MHz
- Each processor cycle takes 41.7 ns ($1/24 \mu\text{s}$) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the S12CPUV2 Reference Manual.
 - For example, LDAA using the IMM addressing mode shows one CPU cycle (of type P).
 - LDAA using the EXT addressing mode shows three CPU cycles (of type rPO).
 - Section 6.6 of the S12CPUV2 Reference Manual explains what the MC9S12 is doing during each of the different types of CPU cycles.

		org \$2000 ; Inst	Mode	Cycles
000		ldab #10 ; LDAB (IMM)		1
2000 C6 0A				
2002 87	loop:	clra ; CLRA (INH)		1
2003 04 31 FC		dbne b,loop ; DBNE (REL)		3
2006 3F		swi ; SWI		9

The program executes the `ldab #10` instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the `swi` instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

Core User Guide — S12CPU15UG V1.2

LDAB

Load B

LDAB

Operation (M) \Rightarrow B
 or
 imm \Rightarrow B

Loads B with either the value in M or an immediate value.

CCR
Effects

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and
CPU
Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8 <i>i</i>	IMM	C6 ii	P
LDAB opr8 <i>a</i>	DIR	D6 dd	rPf
LDAB opr16 <i>a</i>	EXT	F6 hh ll	rPO
LDAB oprx0,_xysppc	IDX	E6 xb	rPf
LDAB oprx9,_xysppc	IDX1	E6 xb ff	rPO
LDAB oprx16,_xysppc	IDX2	E6 xb ee ff	fPP
LDAB [D,_xysppc]	[D,IDX]	E6 xb	fIfPf
LDAB [opr16,_xysppc]	[IDX2]	E6 xb ee ff	fIPrPf

HC12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

HC12 Instructions

Flow Charts

Assembler Directives

- In order to write an assembly language program it is necessary to use *assembler directives*.
- These are not instructions which the MC9S12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- CodeWarrior has a large number of assembler directives, which can be found in the CodeWarrior help section.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
equ	Give a value to a symbol	len: equ 100
org	Set starting value of location counter where code or data will go	org \$1000
dc.b	Allocate and initialize storage for 8-bit variables. Place the bytes in successive memory locations	var: dc.b 2,18 name: dc.b "Jane Doe"
dc.w	Allocate and initialize storage for 16-bit variables. Place the bytes in successive memory locations	var: dc.w \$ABCD
ds.b	Allocate specified number of 8-bit storage spaces.	table: ds.b 10
ds.w	Allocate specified number of 16-bit storage spaces.	table2: ds.w 50
dcb.b	Fill memory with a given value The first value is the number of bytes to fill. The second number is the value to put into memory	init_data: dcb.b 100,0

Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives `dc` and `ds`:

```
org      $2000
table1: dc.b    $23,$17,$f2,$a3,$56
table2: ds.b    5
var:     dc.w    $43af
```

The CodeWarrior assembler produces a listing file (.lst). Here is the listing file from the assembler:

```
Freescale HC12-Assembler
(c) Copyright Freescale 1987-2009
```

Abs.	Rel.	Loc	Obj.	code	Source	line
1	1				org	\$2000
2	2	a002000	2317 F2A3		table1: dc.b	\$23,\$17,\$f2,\$a3,\$56
			002004 56			
3	3	a002005			table2: ds.b	5
4	4	a00200A	43AF		var: dc.w	\$43af
5	5					

Note that `table1` is a name with the value of \$2000, the value of the location counter defined in the `org` directive. Five bytes of data are defined by the `dc.b` directive, so the location counter is increased from \$2000 to \$2005. `table2` is a name with the value of \$2005. Five bytes of data are set aside for `table2` by the `ds.b 5` directive. The as12 assembler initialized these five bytes of data to all zeros. `var` is a name with the value of \$200a, the first location after `table2`.

MC9S12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

MC9S12 Instructions

Flow Charts

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (**S12CPUV2 Reference Manual**, Sections 5.3, 5.4, and 5.5).

- Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

```
LDAA $2000 ; Copy contents of addr $2000 into A
STD 0,X     ; Copy contents of D to addrs X and X+1
```

- Transfer — copy contents of one register to another.

```
TBA           ; Copy B to A
TFR  X,Y     ; Copy X to Y
```

- Exchange — exchange contents of two registers.

```
XGDX          ; Exchange contents of D and X
EXG A,B      ; Exchange contents of A and B
```

- Move — copy contents of one memory location to another.

```
MOVB $2000,$20A0    ; Copy byte at $2000 to $20A0
MOVW 2,X+,2,Y+      ; Copy two bytes from address held
                     ; in X to address held in Y
                     ; Add 2 to X and Y
```

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

```
ABA           ; Add B to A; results in A
SUBD $20A1    ; Subtract contents of $20A1 from D
INX           ; Increment X by 1
MUL           ; Multiply A by B; results in D
```

3. Logic and Bit Instructions — perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).

- Logic Instructions

```
ANDA $2000 ; Logical AND of A with contents of $2000
EORB 2,X   ; Exclusive OR B with contents of address (X+2)
```

- Clear, Complement and Negate Instructions

```
NEG -2,X   ; Negate (2's comp) contents of address (X-2)
CLRA       ; Clear Acc A
```

- Bit manipulate and test instructions — work with one bit of a register or memory.

```
BITA #$08      ; Check to see if Bit 3 of A is set
BSET $0002,#$18 ; Set bits 3 and 4 of address $002
```

- Shift and rotate instructions

```
LSLA           ; Logical shift left A
ASR  $1000      ; Arithmetic shift right value at address $1000
```

4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

```
TSTA          ; (A)-0 -- set flags accordingly
CPX   #$8000    ; (X) - $8000 -- set flags accordingly
```

5. Jump and Branch Instructions — Change flow of program (e.g., goto, if-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

```
JMP  L1        ; Start executing code at address label L1
BEQ  L2        ; If Z bit set, go to label L2
DBNE X,L3      ; Decrement X; if X not 0 then goto L3
BRCLR $1A,#$80,L4 ; If bit 7 of addr $1A clear, go to label L4
JSR  sub1       ; Jump to subroutine sub1
RTS            ; Return from subroutine
```

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

- Interrupt instructions

```
SWI           ; Initiate software interrupt
RTI           ; Return from interrupt
```

7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

```
ABX      ; Add (B) to (X)
LEAX 5,Y ; Put address (Y) + 5 into X
```

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

```
ANDCC #$f0 ; Clear N, Z, C and V bits of CCR
SEV      ; Set V bit of CCR
```

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

```
PSHA      ; Push contents of A onto stack
PULX      ; Pull two top bytes of stack, put into X
```

10. Stop and Wait Instructions — put MC9S12 into low power mode (**S12CPUV2 Reference Manual**, Section 5.27).

```
STOP      ; Put into lowest power mode
WAI       ; Put into low power mode until next interrupt
```

11. Null Instructions

```
NOP      ; No operation
BRN      ; Branch never
```

12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).

Disassembly of an MC9S12 Program

- It is sometimes useful to be able to convert MC9S12 op codes into mnemonics.
- For example, consider the hex code:

ADDR	DATA
-----	-----
1000	C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

- To determine the instructions, use Tables A.2 through A.7 of the S12CPUV2 Reference Manual.
 - If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2 (Page 395). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
 - If the first byte is \$18, use Sheet 2 of Table A.2 (Page 396), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.
 - Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
 - Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table A.5 to determine whether it is TFR or an EXG, and to determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.
 - Loop instructions (*Decrement and Branch*, *Increment and Branch*, and *Test and Branch*) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table A.6. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.
- Use up all the bytes for one instruction, then go on to the next instruction.

C6 05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	=> LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
18 06	=> ABA	two-byte ABA, INH addressing mode
04 35 EE	=> DBNE X,(-18)	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
3F	=> SWI	one-byte SWI, INH addressing mode

		Table A-2. CPU12 Opcode Map (Sheet 1 of 2)		
00	15	10	20	BRA
BGND	IM	ANDCC	2	RL
IH	1	11	21	1
01	5	11	11	21
MEM	EDIV	BRN	30	PULX
IH	1	IH	1	1
02	1	12	22	PULY
INY	MUL	BHI	31	COMA
IH	1	IH	1	1
03	1	13	23	COMB
DEY	EMUL	BLS	3/1	PULB
IH	1	IH	1	1
04	loop* 3	14	ORCC	1
RL	3	IM	24	BCC
05	3-6	15	4.7	3/1
JMP	JSR	BCS	35	PSHY
ID	2-4	ID	2-4	ROLA
06	3	16	4	BC
JMP	JSR	BNE	26	3/1
EX	3	EX	3	PSHA
07	4	17	4	3/1
BSR	JSR	BEQ	37	PSHB
RL	2	DI	2	ASRA
08	1	18	-	PULC
INX	Page 2	BVC	3/1	ASRA
IH	1	RL	2	ASRB
09	1	19	2	ASLA
DEX	LEAY	BVS	29	PULC
IH	1	ID	2-4	ASLB
0A	#7	1A	2	ASLB
RTC	LEAX	BPL	3/1	ASLB
IH	1	ID	2-4	ASLC
0B	#8	1B	2	ASLC
RTI	LEAS	BMI	3B	PULD
IH	1	ID	2-4	CALL
0C	4-6	1C	4	3C
BSET	BSET	BGE	3/1	#5
ID	3-5	EX	4	wavr
0D	4-6	1D	4	BSET
BCLR	BCLR	BLT	2D	SP
ID	3-5	EX	4	3D
0E	#4-6	1E	5	3D
BRSET	BRSET	RTS	3/1	5D
ID	4-6	EX	5	4D
0F	#4-6	1F	5	#17
BRCLR	BRCLR	BGT	3/1	4E
ID	4-6	EX	5	4E

Key to Table A-2

Opcodes →	00	5	Number of HCS12 cycles (# indicates HC12 different)
Mnemonics →	IH	1	Number of bytes
Address Mode →			

Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)

00	10, X 5b const	10, -16,X 5b const	20, 1,+X post-inc	30, 1,X+ post-inc	40, 0,Y 5b const	50, -16,Y 5b const	60, 1,+Y pre-inc	70, 1,Y+ post-inc	80, 0,SP 5b const	90, -16,SP 5b const	A0, 1,+SP pre-inc	B0, 1,SP+ post-inc	C0, 0,PC 5b const	D0, -16,PC 5b const	E0, n,X 9b const	F0, n,SP 9b const
01	1,X 5b const	11, -15,X 5b const	21, 2,+X post-inc	31, 2,X+ post-inc	41, 1,Y 5b const	51, -15,Y 5b const	61, 2,+Y pre-inc	71, 2,Y+ post-inc	81, 1,SP 5b const	91, -15,SP 5b const	A1, 2,+SP post-inc	B1, 2,SP+ post-inc	C1, 1,PC 5b const	D1, -15,PC 5b const	E1, -n,X 9b const	F1, -n,SP 9b const
02	2,X 5b const	12, -14,X 5b const	22, 3,+X post-inc	32, 3,X+ post-inc	42, 2,Y 5b const	52, -14,Y 5b const	62, 3,+Y pre-inc	72, 3,Y+ post-inc	82, 2,SP 5b const	92, -14,SP 5b const	A2, 3,+SP post-inc	B2, 3,SP+ post-inc	C2, 2,PC 5b const	D2, -14,PC 5b const	E2, n,X 16b const	F2, n,SP 16b const
03	3,X 5b const	13, -13,X 5b const	23, 4,+X post-inc	33, 4,X+ post-inc	43, 3,Y 5b const	53, -13,Y 5b const	63, 4,+Y pre-inc	73, 4,Y+ post-inc	83, 3,SP 5b const	93, -13,SP 5b const	A3, 4,+SP post-inc	B3, 4,SP+ post-inc	C3, 3,PC 5b const	D3, -13,PC 5b const	E3, [n,X] 16b indr	F3, [n,SP] 16b indr
04	4,X 5b const	14, -12,X 5b const	24, 5,+X post-inc	34, 5,X+ post-inc	44, 4,Y 5b const	54, -12,Y 5b const	64, 5,+Y pre-inc	74, 5,Y+ post-inc	84, 4,SP 5b const	94, -12,SP 5b const	A4, 5,+SP post-inc	B4, 5,SP+ post-inc	C4, 4,PC 5b const	D4, -12,PC 5b const	E4, A,X A offset	F4, A,SP A offset
05	5,X 5b const	15, -11,X 5b const	25, 6,+X post-inc	35, 6,X+ post-inc	45, 5,Y 5b const	55, -11,Y 5b const	65, 6,+Y pre-inc	75, 6,Y+ post-inc	85, 5,SP 5b const	95, -11,SP 5b const	A5, 6,+SP post-inc	B5, 6,SP+ post-inc	C5, 5,PC 5b const	D5, -11,PC 5b const	E5, B,X B offset	F5, B,SP B offset
06	6,X 5b const	16, -10,X 5b const	26, 7,+X pre-inc	36, 7,X+ post-inc	46, 6,Y 5b const	56, -10,Y 5b const	66, 7,+Y pre-inc	76, 7,Y+ post-inc	86, 6,SP 5b const	96, -10,SP 5b const	A6, 7,+SP post-inc	B6, 7,SP+ post-inc	C6, 6,PC 5b const	D6, -10,PC 5b const	E6, D,X D offset	F6, D,SP D offset
07	7,X 5b const	17, -9,X 5b const	27, 8,+X pre-inc	37, 8,X+ post-inc	47, 7,Y 5b const	57, -9,Y 5b const	67, 8,+Y pre-inc	77, 8,Y+ post-inc	87, 7,SP 5b const	97, -9,SP 5b const	A7, 8,+SP post-inc	B7, 8,SP+ post-inc	C7, 7,PC 5b const	D7, -9,PC 5b const	E7, [D,X] [D,SP] D indirect	F7, [D,SP] D indirect
08	8,X 5b const	18, -8,X 5b const	28, 8,-X pre-dec	38, 8,X- post-dec	48, 8,Y 5b const	58, -8,Y 5b const	68, 8,-Y pre-dec	78, 8,Y- post-dec	88, 8,SP 5b const	98, -8,SP 5b const	A8, 8,-SP post-dec	B8, 8,-SP post-dec	C8, 8,PC 5b const	D8, -8,PC 5b const	E8, n,Y 9b const	F8, n,PC 9b const
09	9,X 5b const	19, -7,X 5b const	29, 7,-X pre-dec	39, 7,X- post-dec	49, 9,Y 5b const	59, -7,Y 5b const	69, 7,-Y pre-dec	79, 7,Y- post-dec	89, 9,SP 5b const	99, -7,SP 5b const	A9, 7,-SP pre-dec	B9, 7,SP- post-dec	C9, 9,PC 5b const	D9, -7,PC 5b const	E9, -n,Y 9b const	F9, -n,PC 9b const
0A	10,X 5b const	1A, -6,X 5b const	2A, 6,-X post-dec	3A, 6,X- post-dec	4A, 10,Y 5b const	5A, -6,Y 5b const	6A, 6,-Y pre-dec	7A, 6,Y- post-dec	8A, 10,SP 5b const	9A, -6,SP 5b const	AA, 6,-SP pre-dec	BA, 6,SP- post-dec	CA, 10,PC 5b const	DA, -6,PC 5b const	EA, n,Y 16b const	FA, n,PC 16b const
0B	11,X 5b const	1B, -5,X 5b const	2B, 5,-X pre-dec	3B, 5,X- post-dec	4B, 11,Y 5b const	5B, -5,Y 5b const	6B, 5,-Y pre-dec	7B, 5,Y- post-dec	8B, 11,SP 5b const	9B, -5,SP 5b const	AB, 5,-SP pre-dec	BB, 5,SP- post-dec	CB, 11,PC 5b const	DB, -5,PC 5b const	EB, [n,Y] [n,PC] 16b indr	FB, [n,PC] 16b indr
0C	12,X 5b const	1C, -4,X 5b const	2C, 4,-X pre-dec	3C, 4,X- post-dec	4C, 12,Y 5b const	5C, -4,Y 5b const	6C, 4,-Y pre-dec	7C, 4,Y- post-dec	8C, 12,SP 5b const	9C, -4,SP 5b const	AC, 4,-SP pre-dec	BC, 4,SP- post-dec	CC, 12,PC 5b const	DC, -4,PC 5b const	EC, A,Y A offset	FC, A,PC A offset
0D	13,X 5b const	1D, -3,X 5b const	2D, 3,-X pre-dec	3D, 3,X- post-dec	4D, 13,Y 5b const	5D, -3,Y 5b const	6D, 3,-Y pre-dec	7D, 3,Y- post-dec	8D, 13,SP 5b const	9D, -3,SP 5b const	AD, 3,-SP pre-dec	BD, 3,SP- post-dec	CD, 13,PC 5b const	DD, -3,PC 5b const	ED, B,Y B offset	FD, B,PC B offset
0E	14,X 5b const	1E, -2,X 5b const	2E, 2,-X pre-dec	3E, 2,X- post-dec	4E, 14,Y 5b const	5E, -2,Y 5b const	6E, 2,-Y pre-dec	7E, 2,Y- post-dec	8E, 14,SP 5b const	9E, -2,SP 5b const	AE, 2,-SP pre-dec	BE, 2,SP- post-dec	CE, 14,PC 5b const	DE, -2,PC 5b const	EE, D,Y D offset	FE, D,PC D offset
0F	15,X 5b const	1F, -1,X 5b const	2F, 1,-X pre-dec	3F, 1,X- post-dec	4F, 15,Y 5b const	5F, -1,Y 5b const	6F, 1,-Y pre-dec	7F, 1,Y- post-dec	8F, 15,SP 5b const	9F, -1,SP 5b const	AF, 1,-SP pre-dec	BF, 1,SP- post-dec	CF, 15,PC 5b const	DF, -1,PC 5b const	EF, [D,Y] [D,PC] D indirect	FF, [D,PC] D indirect

Key to Table A-3





Table A-5. Transfer and Exchange Postbyte Encoding

TRANSFERS									
↓ LS	MS⇒	0	1	2	3	4	5	6	7
0		A ⇒ A	B ⇒ A	CCR ⇒ A	TMP3 _L ⇒ A	B ⇒ A	X _L ⇒ A	Y _L ⇒ A	SP _L ⇒ A
1		A ⇒ B	B ⇒ B	CCR ⇒ B	TMP3 _L ⇒ B	B ⇒ B	X _L ⇒ B	Y _L ⇒ B	SP _L ⇒ B
2		A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 _L ⇒ CCR	B ⇒ CCR	X _L ⇒ CCR	Y _L ⇒ CCR	SP _L ⇒ CCR
3		sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4		sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D ⇒ D	X ⇒ D	Y ⇒ D	SP ⇒ D
5		sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D ⇒ X	X ⇒ X	Y ⇒ X	SP ⇒ X
6		sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D ⇒ Y	X ⇒ Y	Y ⇒ Y	SP ⇒ Y
7		sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	X ⇒ SP	Y ⇒ SP	SP ⇒ SP
EXCHANGES									
↓ LS	MS⇒	8	9	A	B	C	D	E	F
0		A ⇌ A	B ⇌ A	CCR ⇌ A	TMP3 _L ⇒ A \$00:A ⇒ TMP3	B ⇒ A A ⇒ B	X _L ⇒ A \$00:A ⇒ X	Y _L ⇒ A \$00:A ⇒ Y	SP _L ⇒ A \$00:A ⇒ SP
1		A ⇌ B	B ⇌ B	CCR ⇌ B	TMP3 _L ⇒ B \$FF:B ⇒ TMP3	B ⇒ B \$FF ⇒ A	X _L ⇒ B \$FF:B ⇒ X	Y _L ⇒ B \$FF:B ⇒ Y	SP _L ⇒ B \$FF:B ⇒ SP
2		A ⇌ CCR	B ⇌ CCR	CCR ⇌ CCR	TMP3 _L ⇒ CCR \$FF:CCR ⇒ TMP3	B ⇒ CCR \$FF:CCR ⇒ D	X _L ⇒ CCR \$FF:CCR ⇒ X	Y _L ⇒ CCR \$FF:CCR ⇒ Y	SP _L ⇒ CCR \$FF:CCR ⇒ SP
3		\$00:A ⇒ TMP2 TMP2 _L ⇒ A	\$00:B ⇒ TMP2 TMP2 _L ⇒ B	\$00:CCR ⇒ TMP2 TMP2 _L ⇒ CCR	TMP3 ⇌ TMP2	D ⇌ TMP2	X ⇌ TMP2	Y ⇌ TMP2	SP ⇌ TMP2
4		\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR ⇒ D B ⇒ CCR	TMP3 ⇌ D	D ⇌ D	X ⇌ D	Y ⇌ D	SP ⇌ D
5		\$00:A ⇒ X X _L ⇒ A	\$00:B ⇒ X X _L ⇒ B	\$00:CCR ⇒ X X _L ⇒ CCR	TMP3 ⇌ X	D ⇌ X	X ⇌ X	Y ⇌ X	SP ⇌ X
6		\$00:A ⇒ Y Y _L ⇒ A	\$00:B ⇒ Y Y _L ⇒ B	\$00:CCR ⇒ Y Y _L ⇒ CCR	TMP3 ⇌ Y	D ⇌ Y	X ⇌ Y	Y ⇌ Y	SP ⇌ Y
7		\$00:A ⇒ SP SP _L ⇒ A	\$00:B ⇒ SP SP _L ⇒ B	\$00:CCR ⇒ SP SP _L ⇒ CCR	TMP3 ⇌ SP	D ⇌ SP	X ⇌ SP	Y ⇌ SP	SP ⇌ SP

TMP2 and TMP3 registers are for factory use only.

Table A-6. Loop Primitive Postbyte Encoding (lb)

00	A DBEQ (+)	10	A DBEQ (-)	20	A DBNE (+)	30	A DBNE (-)	40	A TBEQ (+)	50	A TBEQ (-)	60	A TBNE (+)	70	A TBNE (-)	80	A IBEQ (+)	90	A IBEQ (-)	A0	A IBNE (+)	B0	A IBNE (-)
01	B DBEQ (+)	11	B DBEQ (-)	21	B DBNE (+)	31	B DBNE (-)	41	B TBEQ (+)	51	B TBEQ (-)	61	B TBNE (+)	71	B TBNE (-)	81	B IBEQ (+)	91	B IBEQ (-)	A1	B IBNE (+)	B1	B IBNE (-)
02	—	12	—	22	—	32	—	42	—	52	—	62	—	72	—	82	—	92	—	A2	—	B2	—
03	—	13	—	23	—	33	—	43	—	53	—	63	—	73	—	83	—	93	—	A3	—	B3	—
04	D DBEQ (+)	14	D DBEQ (-)	24	D DBNE (+)	34	D DBNE (-)	44	D TBEQ (+)	54	D TBEQ (-)	64	D TBNE (+)	74	D TBNE (-)	84	D IBEQ (+)	94	D IBEQ (-)	A4	D IBNE (+)	B4	D IBNE (-)
05	X DBEQ (+)	15	X DBEQ (-)	25	X DBNE (+)	35	X DBNE (-)	45	X TBEQ (+)	55	X TBEQ (-)	65	X TBNE (+)	75	X TBNE (-)	85	X IBEQ (+)	95	X IBEQ (-)	A5	X IBNE (+)	B5	X IBNE (-)
06	Y DBEQ (+)	16	Y DBEQ (-)	26	Y DBNE (+)	36	Y DBNE (-)	46	Y TBEQ (+)	56	Y TBEQ (-)	66	Y TBNE (+)	76	Y TBNE (-)	86	Y IBEQ (+)	96	Y IBEQ (-)	A6	Y IBNE (+)	B6	Y IBNE (-)
07	SP DBEQ (+)	17	SP DBEQ (-)	27	SP DBNE (+)	37	SP DBNE (-)	47	SP TBEQ (+)	57	SP TBEQ (-)	67	SP TBNE (+)	77	SP TBNE (-)	87	SP IBEQ (+)	97	SP IBEQ (-)	A7	SP IBNE (+)	B7	SP IBNE (-)

Key to Table A-6**Table A-7. Branch/Complementary Branch**

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z + (N ⊕ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ⊕ V = 0	r<m	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z + (N ⊕ V) = 1	r>m	BGT	2E	Signed
r<m	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r<m	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned
r<m	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

For 16-bit offset long branches precede opcode with a \$18 page prebyte.