

Lecture 15

February 20, 2012

Introduction to the MC9S12 Timer Subsystem**What Happens when you Reset the MC9S12****Introduction to Interrupts**

- The MC9S12 has a 16-bit free-running counter to determine the time an event happens, and to make an event happen at a desired time
- The counter is normally clocked with the bus frequency (24 MHz on the Dragon12 board running DBug12)
- The Timer Overflow (TOF) bit — when the timer rolls over from 0xFFFF to 0x0000 it sets a flip-flop to show that this happened
 - It takes 2.7307 ms for the timer to overflow with a 24 MHz clock

$$\frac{2^{16}}{24 \times 10^6} = 2.7307 \times 10^{-3}$$

- The Timer Prescaler (PR2:0) bits of the Timer System Control Register 2 (TSCR2) allows you to change the frequency of the clock driving the 16-bit counter.
 - You can reduce the timer clock frequency by a factor of 128, giving an overflow time of

$$128 \times \frac{2^{16}}{24 \times 10^6} = 349.5 \times 10^{-3}$$

- What Happens when you Reset the MC9S12
- Introduction to Interrupts

Introduction to the MC9S12 Timer Subsystem

- The MC9S12 has a 16-bit counter that normally runs with an 24 MHz clock.
- Complete information on the MC9S12 timer subsystem can be found in the **ECT_16B8C Block User Guide**. ECT stands for Enhanced Capture Timer.
- When you reset the MC9S12, the clock to the timer subsystem is initially turned off to save power.
 - To turn on the clock you need to write a 1 to Bit 7 of register TSCR1 (Timer System Control Register 1) at address 0x0046.
- The clock starts at 0x0000, counts up (0x0001, 0x0002, etc.) until it gets to 0xFFFF. It rolls over from 0xFFFF to 0x0000, and continues counting forever (until you turn the counter off or reset the MC9S12).
- It takes 2.7307 ms (65,536 counts/24,000,000 counts/sec) for the counter to count from 0x0000 to 0xFFFF and roll over to 0x0000.
- To determine the time an event happens, you can read the value of the clock (by reading the 16-bit TCNT (Timer Count Register) at address 0x0044).

ECT_16B8C Block User Guide V01.03

1.4 Block Diagram





Figure 1-1 Timer Block Diagram

Timer inside the MC9S12:

When you enable timer (by writing a 1 to bit 7 of TSCR),
you connect an 24-MHz oscillator to a 16-bit counter.

You can read the counter at address TCNT.

The counter will start at 0, will count to 0xFFFF, then
roll over to 0x0000. It will take 2.7307 ms for this to happen.



To enable timer on HC12, set Bit 7 of register TCSR:

```
bset  TSCR1,$80          TSCR1 = TSCR1 | 0x80;
```

ECT_16B8C Block User Guide V01.03

3.3.6 TSCR1 — Timer System Control Register 1

Register offset: \$_06

	BIT7	6	5	4	3	2	1	BIT0
R					0	0	0	0
W								
RESET:	0	0	0	0	0	0	0	0

= Unimplemented or Reserved

Figure 3-6 Timer System Control Register 1 (TSCR1)

Read or write anytime.

TEN — Timer Enable

- 0 = Disables the main timer, including the counter. Can be used for reducing power consumption.
- 1 = Allows the timer to function normally.

If for any reason the timer is not active, there is no +64 clock for the pulse accumulator since the +64 is generated by the timer prescaler.

TSWAI — Timer Module Stops While in Wait

- 0 = Allows the timer module to continue running during wait.
- 1 = Disables the timer module when the MCU is in the wait mode. Timer interrupts cannot be used to get the MCU out of wait.

TSWAI also affects pulse accumulators and modulus down counters.

TSFRZ — Timer and Modulus Counter Stop While in Freeze Mode

- 0 = Allows the timer and modulus counter to continue running while in freeze mode.
- 1 = Disables the timer and modulus counter whenever the MCU is in freeze mode. This is useful for emulation.

TSFRZ does not stop the pulse accumulator.

TFFCA — Timer Fast Flag Clear All

- 0 = Allows the timer flag clearing to function normally.
- 1 = For TFLG1(\$0E), a read from an input capture or a write to the output compare channel (\$10–\$1F) causes the corresponding channel flag, CnF, to be cleared. For TFLG2(\$0F), any access to the TCNT register (\$04, \$05) clears the TOF flag. Any access to the PACN3 and PACN2 registers (\$22, \$23) clears the PAOVF and PAIF flags in the PAFLG register (\$21). Any access to the PACN1 and PACN0 registers (\$24, \$25) clears the PBOVF flag in the PBFLG register (\$31). This has the advantage of eliminating software overhead in a separate clear sequence. Extra care is required to avoid accidental flag clearing due to unintended accesses.

3.3.4 OC7D — Output Compare 7 Data Register

Register offset: \$_03

	BIT7	6	5	4	3	2	1	BIT0
R	OC7D7	OC7D6	OC7D5	OC7D4	OC7D3	OC7D2	OC7D1	OC7D0
W	OC7D7	OC7D6	OC7D5	OC7D4	OC7D3	OC7D2	OC7D1	OC7D0
RESET:	0	0	0	0	0	0	0	0

Figure 3-4 Output Compare 7 Data Register (OC7D)

Read or write anytime.

A channel 7 output compare can cause bits in the output compare 7 data register to transfer to the timer port data register depending on the output compare 7 mask register.

3.3.5 TCNT — Timer Count Register

Register offset: \$_04-\$_05

	BIT15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT0
R	tcnt 15	tcnt 14	tcnt 13	tcnt 12	tcnt 11	tcnt 10	tcnt 9	tcnt 8	tcnt 7	tcnt 6	tcnt 5	tcnt 4	tcnt 3	tcnt 2	tcnt 1	tcnt 0
W	tcnt 15	tcnt 14	tcnt 13	tcnt 12	tcnt 11	tcnt 10	tcnt 9	tcnt 8	tcnt 7	tcnt 6	tcnt 5	tcnt 4	tcnt 3	tcnt 2	tcnt 1	tcnt 0
RESET:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 3-5 Timer Count Register (TCNT)

The 16-bit main timer is an up counter.

A full access for the counter register should take place in one clock cycle. A separate read/write for high byte and low byte will give a different result than accessing them as a word.

Read anytime.

Write has no meaning or effect in the normal mode; only writable in special modes (test_mode = 1).

The period of the first count after a write to the TCNT registers may be a different size because the write is not synchronized with the prescaler clock.

- To put in a delay of 2.7307 ms, you could wait from one reading of 0x0000 to the next reading of 0x0000.
- **Problem:** You cannot read the TCNT register quickly enough to make sure you will see the 0x0000.

To put in a delay for 2.7307 ms, could watch timer until

TCNT = 0x0000:

```

    bset  TSCR1,$80          TSCR1 = TSCR1 | 0x80;
11:  ldd  TCNT              while (TCNT != 0x0000) ;
    bne  11

```

Problem: You might see 0xFFFF and 0x0001, and miss 0x0000



- **Solution:** The MC9S12 has built-in hardware with will set a flip-flop every time the counter rolls over from 0xFFFF to 0x0000.
- To wait for 2.7307 ms, just wait until the flip-flop is set, then clear the flip-flop, and wait until the next time the flip-flop is set.
- You can find the state of the flip-flop by looking at bit 7 (the Timer Overflow Flag (TOF) bit) of the Timer Flag Register 2 (TFLG2) register at address 0x004F.
- You can clear the flip-flop by writing a 1 to the TOF bit of TFLG2.


Solution: When timer overflows, latch a 1 into a flip-flop.

Now when timer overflows (goes from 0xFFFF to 0x0000),

Bit 7 of TFLG2 register is set to one. Can clear

register by writing a 1 to Bit 7 of TFLG register.

(Note: Bit 7 of TFLG2 for a read is different than
Bit 7 of TFLG2 for a write)



```

bset    TSCR1, #80      ; Enable timer
11: brclr TFLG2, #80, 11 ; Wait until Bit 7 of TFLG2 is set
ldaa    #80
staa    TFLG2           ; Clear TOF flag

```

```

TSCR1 = TSCR1 | 0x80;    //Enable timer
while ((TFLG2 & 0x80) == 0) ; // Wait for TOF
TFLG2 = 0x80;           // Clear TOF

```

3.3.13 TFLG2 — Main Timer Interrupt Flag 2

Register offset: \$_0F

	BIT7	6	5	4	3	2	1	BIT0
R	TOF	0	0	0	0	0	0	0
W								
RESET:	0	0	0	0	0	0	0	0

 = Unimplemented or Reserved
Figure 3-13 Main Timer Interrupt Flag 2 (TFLG2)

TFLG2 indicates when interrupt conditions have occurred. To clear a bit in the flag register, write the bit to one.

Read anytime. Write used in clearing mechanism (set bits cause corresponding bits to be cleared).

Any access to TCNT will clear TFLG2 register if the TFFCA bit in TSCR register is set.

TOF — Timer Overflow Flag

Set when 16-bit free-running timer overflows from \$FFFF to \$0000. This bit is cleared automatically by a write to the TFLG2 register with bit 7 set. (See also TCRE control bit explanation.)

- Another problem: Sometimes you may want to delay longer than 2.7307 ms, or time an event which takes longer than 2.7307 ms. This is hard to do if the counter rolls over every 2.7307 ms.
- Solution: The MC9S12 allows you to slow down the clock which drives the counter.
- You can slow down the clock by dividing the 24 MHz clock by 2, 4, 8, 16, 32, 64 or 128.
- You do this by writing to the prescaler bits (PR2:0) of the Timer System Control Register 2 (TSCR2) Register at address 0x004D.

2.7307 ms will be too short if you want to see lights flash.

You can slow down clock by dividing it before you send it to the 16-bit counter. By setting prescaler bits PR2,PR1,PR0 of TSCR2 you can slow down the clock:

PR2:0 Divide		Freq	Overflow Rate
000	1	24 MHz	2.7307 ms
001	2	12 MHz	5.4613 ms
010	4	6 MHz	10.9227 ms
011	8	3 MHz	21.8453 ms
100	16	1.5 MHz	43.6907 ms
101	32	0.75 MHz	87.3813 ms
110	64	0.375 MHz	174.7627 ms
111	128	0.1875 MHz	349.5253 ms


To set up timer so it will overflow every 87.3813 ms:

```

bset  TSCR1, #$80      TSCR1 = TSCR1 | 0x80;
ldaa  #$05             TSCR2 = 0x05;
staa  TSCR2

```

TIMER OVERFLOW INTERRUPT



3.3.10 TIE — Timer Interrupt Enable Register

Register offset: \$_0C

	BIT7	6	5	4	3	2	1	BIT0
R	C7I	C6I	C5I	C4I	C3I	C2I	C1I	C0I
W								
RESET:	0	0	0	0	0	0	0	0

Figure 3-10 Timer Interrupt Enable Register (TIE)

Read or write anytime.

The bits in TIE correspond bit-for-bit with the bits in the TFLG1 status register. If cleared, the corresponding flag is disabled from causing a hardware interrupt. If set, the corresponding flag is enabled to cause an interrupt.

C7I–C0I — Input Capture/Output Compare “x” Interrupt Enable

3.3.11 TSCR2 — Timer System Control Register 2

Register offset: \$_0D

	BIT7	6	5	4	3	2	1	BIT0
R	TOI	0	0	0	TCRE	PR2	PR1	PR0
W								
RESET:	0	0	0	0	0	0	0	0

■ = Unimplemented or Reserved

Figure 3-11 Timer System Control Register 2 (TSCR2)

Read or write anytime.

TOI — Timer Overflow Interrupt Enable

0 = Interrupt inhibited

1 = Hardware interrupt requested when TOF flag set

TCRE — Timer Counter Reset Enable

This bit allows the timer counter to be reset by a successful output compare 7 event. This mode of operation is similar to an up-counting modulus counter.

0 = Counter reset inhibited and counter free runs

1 = Counter reset by a successful output compare 7

If TC7 = \$0000 and TCRE = 1, TCNT will stay at \$0000 continuously. If TC7 = \$FFFF and TCRE = 1, TOF will never be set when TCNT is reset from \$FFFF to \$0000.

PR2, PR1, PR0 — Timer Prescaler Select

ECT_16B8C Block User Guide V01.03

These three bits specify the number of $\div 2$ stages that are to be inserted between the bus clock and the main timer counter.

Table 3-4 Prescaler Selection

PR2	PR1	PR0	Prescale Factor
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The newly selected prescale factor will not take effect until the next synchronized edge where all prescale counter stages equal zero.

3.3.12 TFLG1 — Main Timer Interrupt Flag 1

Register offset: \$_0E

	BIT7	6	5	4	3	2	1	BIT0
R	C7F	C6F	C5F	C4F	C3F	C2F	C1F	C0F
W								
RESET:	0	0	0	0	0	0	0	0

Figure 3-12 Main Timer Interrupt Flag 1 (TFLG1)

TFLG1 indicates when interrupt conditions have occurred. To clear a bit in the flag register, write a one to the bit.

Use of the TFMOD bit in the ICSYS register (\$2B) in conjunction with the use of the ICOVW register (\$2A) allows a timer interrupt to be generated after capturing two values in the capture and holding registers instead of generating an interrupt for every capture.

Read anytime. Write used in the clearing mechanism (set bits cause corresponding bits to be cleared). Writing a zero will not affect current status of the bit.

When TFFCA bit in TSCR register is set, a read from an input capture or a write into an output compare channel (\$10–\$1F) will cause the corresponding channel flag CnF to be cleared.

C7F–C0F — Input Capture/Output Compare Channel “n” Flag.

C0F can also be set by 16-bit Pulse Accumulator B (PACB). C3F–C0F can also be set by 8-bit pulse accumulators PAC3–PAC0.

Setting and Clearing Bits in C

- To put a specific number into a memory location or register (e.g., to put 0x55 into PORTA):

```
movb    #$55,PORTA          PORTA = 0x55;
```

- To set a particular bit of a register (e.g., set Bit 4 of PORTA) while leaving the other bits unchanged do a bitwise OR of the register and a mask which has a 1 in the bit(s) you want to set, and a 0 in the other bits:

```
bset    PORTA,$10           PORTA = PORTA | 0x10;
```

- To clear a particular bit of a register (e.g., clear Bit 5 of PORTA) while leaving the other bits unchanged do a bitwise AND of the register and a mask which has a 0 in the bit(s) you want to clear, and a 1 in the other bits. You can construct this mask by complementing a mask which has a 1 in the bit(s) you want to set, and a 0 in the other bits:

```
bclr    PORTA,$20           PORTA = PORTA & 0xDF;

                                PORTA = PORTA & ~0x20;
```

Using `~0x20` is probably better than using `0xDF` because it is less likely that you will make a mistake when complementing `0x20` in your head.

- To change several bits of a register, AND the register with 1's in the bits you want to leave unchanged, then OR the result with 1's in the bits you want to set, and 0's in the bits you want to clear. For example, To set bits 2 and 0, and clear bit 1 (write 101 to bits 2-0) of TSCR2, do the following:

```
bclr    TSCR2,$02           TSCR2 = (TSCR2 & ~0x02) | 0x05;
bset    TSCR2,$05;
```

- **Write to all bits of a register when you know what all bits should be, such as when you initialize it. Set or clear bits when you want to change only one or a few bits and leave the others unchanged.**

C Program to implement a delay

```
#include <hidef.h>
#include "derivative.h"
void delay(void);

main()
{
    TSCR1 = TSCR1 | 0x80;    /* Enable timer subsystem */
    TSCR2 = 0x05;            /* Set overflow time to 87 ms */
    TFLG2 = 0x80;            /* Make sure TOF bit clear */

    while (1) {
        PORTB = PORTB + 1;
        delay();
    }
}

void delay(void)
{
    while ((TFLG2 & 0x80) == 0x00) ; /* Wait for timer overflow */
    TFLG2 = 0x80;                    /* Clear TOF bit */
}
```

- Problem: Cannot do anything while waiting
- Solution: Interrupt – can do other things, and hardware will signal processor when overflow occurs
- Need to understand how processor handles exceptions – resets and interrupts
- Start by looking at what happens when the MC9S12 is reset

What Happens When You Reset the MC9S12?

- What happens to the MC9S12 when you turn on power or push the reset button?
- How does the MC9S12 know which instruction to execute first?
- On reset the MC9S12 loads the PC with the address located at address 0xFFFFE and 0xFFFF.
- Here is what is in the memory of our MC9S12:

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
FFF0	F6	EC	F6	F0	F6	F4	F6	F8	F6	FC	F7	00	F7	04	F0	00

- On reset or power-up, the first instruction your MC9S12 will execute is the one located at address 0xF000.

Introduction to Interrupts

Can implement a delay by waiting for the TOF flag to become set:

```
void delay(void)
{
    while ((TFLG2 & 0x80) == 0) ;
    TFLG2 = 0x80;
}
```

Problem: Can't do anything else while waiting. Wastes resources of MC9S12.

Solution: Use an interrupt to tell you when the timer overflow has occurred.

Interrupt: Allow the MC9S12 to do other things while waiting for an event to happen. When the event happens, tell MC9S12 to take care of event, then go back to what it was doing.

What happens when MC9S12 gets an interrupt: MC9S12 automatically jumps to part of the program which tells it what to do when it receives the interrupt (Interrupt Service Routine).

How does MC9S12 know where the ISR is located: A set of memory locations called Interrupt Vectors tell the MC9S12 the address of the ISR for each type of interrupt.


How does MC9S12 know where to return to: Return address pushed onto stack before MC9S12 jumps to ISR. You use the RTI (Return from Interrupt) instruction to pull the return address off of the stack when you exit the ISR.

What happens if ISR changes registers: All registers are pushed onto stack before jumping to ISR, and pulled off the stack before returning to program. When you execute the RTI instruction at the end of the ISR, the registers are pulled off of the stack.

What happens if you get an interrupt while in an ISR: MC9S12 disables interrupts (sets I bit of CCR) **before** it starts executing ISR.

To Return from the ISR You must return from the ISR using the RTI instruction. The RTI instruction tells the MC9S12 to pull all the registers off of the stack and return to the address where it was processing when the interrupt occurred.

How to generate an interrupt when the timer overflows



To generate a TOF interrupt:

Enable timer (set Bit 7 of TSCR1)
 Set prescaler (Bits 2:0 of TSCR2)
 Enable TOF interrupt (set Bit 7 of TSCR2)
 Enable interrupts (clear I bit of CCR)

Inside TOF ISR:

Take care of event
 Clear TOF flag (Write 1 to Bit 7 of TFLG2)
 Return with RTI

```
#include <hidef.h>
#include "derivative.h"

main()
{
    __asm(sei);    /* Disable interrupts */
    DDRB = 0xff;   /* Make Port B output */
    TSCR1 = 0x80;  /* Turn on timer */
    TSCR2 = 0x85;  /* Enable timer overflow interrupt, set prescaler */
    TFLG2 = 0x80;  /* Clear timer interrupt flag */
    __asm(ccli);   /* Enable interrupts (clear I bit) */
    while (1)
    {
        /* Put code here to do things */
    }
}

void INTERRUPT toi_isr(void)
{
    PORTB = PORTB + 1; /* Increment Port B */
    TFLG2 = 0x80;      /* Clear timer interrupt flag */
}
```