Lecture 37

April 30, 2012

Microcontroller Architectures

Review for Final Exam

Microcontroller Architectures Things to Consider

- Performance vs. Cost
 - Speed (instructions/second)
 - Precision (8, 16, 32 or 64 bits, fixed or floating point)
 - Princeton or Harvard Architecture
 - RISC or CISC?
 - * RISC: Reduced Instruction Set Computer
 - Very few instructions (8-bit PIC uses 33 instructions)
 - $\cdot\,$ Each instruction takes one cycle to execute
 - $\cdot\,$ Each instruction takes one word of memory
 - $\cdot\,$ Reduces hardware size, increases software size
 - \cdot Easier to implement pipelines, etc.
 - * CISC: Complex Instruction Set Computer
 - \cdot Larger number of more specialized instructions
 - \cdot Increases hardware size, reduces software size
- Voltage
- Peripherals
 - A/D converter (number of bits)
 - COM ports (how many, what type SCI, SPI I²C)
 - USB
 - Ethernet
 - Timers
 - Specialized items
 - * PWM
 - * Media control (Compact Flash, Secure Digital cards)
 - * Many others
- Memory
 - Address bus size
 - RAM


- EEPROM
- Flash EEPROM
- Special Requirements
 - Low power for battery applications
 - Radiation hardened for space applications
 - Temperature range

- Development Tools
 - Software Tools
 - * Assembler
 - * C Compiler
 - * IDE
 - Hardware tools
 - * Evaluation boards
 - * In Circuit Emulators
 - * Background Debug Mode
- Familiarity
 - Different lines from same manufacturer often have similar programming models and instruction forms
 - For example, consider writing the byte \$AA to address held in the X register:

* Motorola:	movb	#\$AA,	Ο,Χ
* Intel:	mov	[ECX]	OAAH

- Consider the way the 16-bit \$1234 number is stored in memory location \$2000

1. Motorola:				
2. Intel:	•		address address	•
			address	



Freescale (Motorola) Microcontrollers

- HC08 (8 bit)
 - \$1.00 each
 - 8 pins to 80 pins
 - 128 bytes to 2 KB RAM
 - 1.5 KB to 7680 KB Flash EEPROM
 - 2 MHz to 8 MHz clock
 - Lots of different peripherals
- HCS08 (8 bit)
 - \$2.00 each (and higher)
 - 8 pins to 64 pins
 - 512 bytes to 4 KB RAM
 - 4 KB to 60 KB Flash EEPROM
 - 8 MHz or 20 MHz clock
 - Lots of different peripherals
- HCS12 (16 bit)
 - \$10.00 each (and higher)
 - 48 pins to 112 pins
 - -2 KB to 12 KB RAM
 - -1 KB to 4 KB EEPROM
 - 32 KB to 512 KB Flash EEPROM

- 25 MHz to 50 MHz clock
- Lots of different peripherals
- S12X (16 bit)
 - \$20.00 each (and higher)
 - 48 pins to 112 pins
 - 4 KB to 12 KB RAM
 - 1 KB to 4 KB EEPROM
 - 32 KB to 512 KB Flash EEPROM
 - 25 MHz clock
 - Lots of different peripherals
- 56800 DSP (32 bit)
 - \$7.00 each (and higher)
 - 48 pins to 112 pins
 - -4 KB to 32 KB RAM
 - 16 KB to 512 KB Flash EEPROM
 - 32 MHz to 120 MHz clock
 - Specialized for such things as audio processing
- MAC (32 bit)
 - \$20.00 each (and higher)
 - 32-bit upgrade of 9S12 line for automotive applications
 - 112 pins to 208 pins
 - 16 KB to 48 KB RAM
 - 384 KB to 1024 KB Flash EEPROM
 - -40 MHz to 50 MHz clock
 - Specialized for such things as audio processing
- ColdFire (32 bit)
 - \$40.00 each (and higher)
 - 144 pins to 256 pins
 - 16 MHz to 266 MHz clock
- Power PC (32 bit)
 - \$40.00 each (and higher)
 - 272 pins to 388 pins
 - 26 KB to 32 KB RAM
 - 448 KB to 1024 KB Flash EEPROM
 - -40 MHz to 66 MHz clock

Other Manufacturers

- Low end (8 bit)
 - PIC from Microchip
 - * Very inexpensive (\$0.50)
 - * Low pin count (6 to 100)
 - * Often small memory (16 bytes RAM, 128 bytes ROM)
 - * RISC
 - 8051 (Originally Intel, now National, TI)
 - Z8 (Zilog similar to 8051)
- Mid-Range (16 bits)
 - Z80 and Z180 from Rabbit
- High End (32 bit)
 - ARM licensed to Intel, TI, many others
 - MIPS licensed to Hitachi
- Soft Core
 - Altera NIOS
 - $\ast\,$ Can customize to meet needs
 - * Speed vs. size (number of logic gates)
 - $\ast\,$ 16-bit or 32-bit
 - * Fixed point or floating point
 - * Memory management or no memory management
 - * Can build specialized instructions to increase performance
 - Xilinx ARM (soft core or hard core)

Review for Final Exam

- Numbers
 - Decimal to Hex (signed and unsigned)
 - Hex to Decimal (signed and unsigned)
 - Binary to Hex
 - Hex to Binary
 - Addition and subtraction of fixed-length hex numbers
 - Overflow, Carry, Zero, Negative bits of CCR
- Programming Model
 - Internal registers A, B, (D = AB), X, Y, SP, PC, CCR
- Addressing Modes and Effective Addresses
 - INH, IMM, DIR, EXT, REL, IDX (Not Indexed Indirect)
 - How to determine effective address
- Instructions
 - What they do (MC9S12 Core Users Guide)
 - What machine code is generated
 - How many cycles to execute
 - Effect on CCR
 - Branch instructions which to use with signed and which with unsigned
- Machine Code
 - Reverse Assembly
- Stack and Stack Pointer
 - What happens to stack and SP for instructions (e.g., PSHX, JSR)
 - What happens to stack and SP for interrupt
 - What happens to stack and SP when program leaves an interrupt service routine

- Assembly Language
 - Be able to read and write simple assembly language program
 - Know basic psuedo-ops e.g., equ, dc.b, ds.w
 - Flow charts
- C Programming
 - Setting and clearing bits in registers
 - * PORTA = PORTA | 0x02;
 - * PORTA = PORTA & ~OxOC;
 - Using pointers to access specific memory location or port.
 - * * (unsigned char *) 0x0400 = 0xaa;
 - * #define PORTX (* (unsigned char *) 0x400)
 PORTX = 0xaa;
- Interrupts
 - Interrupt Vectors (and reset vector)
 - * How to set interrupt vector in assembly
 - * How to set interrupt vector in C
 - How do you enable interrupts (specific mask and general mask)
 - What happens to stack when you receive an enabled interrupt
 - What happens when you leave ISR with RTI instruction?
 - What setup do you need to do before enabling interrupts?
 - What do you need to do in interrupt service routine (clear source of interrupt, exit with RTI instruction)?
 - How long (approximately) does it take to service an interrupt?

- Timer/Counter Subsystem
 - Enable Timer
 - Timer Prescaler
 - * How to set
 - * How it affects frequency of timer clock
 - Timer Overflow Interrupt
 - Input Capture
 - Output Compare
 - How to enable interrupts in the timer subsystem
 - How to clear flags in the timer subsystem
 - Be able to look at timer registers and determine how timer is set up
 - * Which channels are being used
 - $\ast\,$ Which are being used for Input Capture, which for Output Compare
 - How to time differences from Timer counts
- Real Time Interrupt
 - How to enable
 - How to change rate
 - How to enable interrupt
 - How to clear flag
- Pulse Width Modulation
 - How to get into 8-bit, left-aligned high-polarity mode
 - Calculate how many clock periods it takes to get desired PWM period (frequency)
 - How to set PWM period (frequency)
 - * Using Clock Mode 0
 - * Using Clock Mode 1
 - How to set PWM duty cycle
 - How to enable PWM channel
 - Be able to look at PWM registers and determine PWM frequency and duty cycle

Serial Communications and the IIC Bus

- Pins used SDA and SCl
- Difference of use in Master and Slave mode
- IIC serial format for writing to slave
 - * Start condition, 7-bit slave address, R/\overline{W} , wait for acknowledge
 - * Send eight data bits, wait for ACK, repeat, send stop condition
- IIC serial format for reading from slave
 - * Start condition, 7-bit slave address, R/\overline{W} , wait for acknowledge
 - * Receive eight data bits, send ACK, repeat, after receiving last byte, send NACK instead of ACK, send stop condition
- IIC IBAD (Bus Address) register
 - $\ast\,$ Set address when used as slave
 - \ast To use as master, write something like 0x01 (any address not assigned to a slave)
- IIC IBFD (Bus Frequency Divide) Register
 - * Set clock speed to match slave
- IIC IBCR (Bus Control Register) Register
 - * IBEN Enable IIC bus
 - * IBIE Enable interrupts
 - * MS/\overline{SL} Switch to master mode
 - * TX/\overline{RX} Switch between transmit and receive
 - * TKAK Send an acknowledge
 - * RSTA Send an restart (didn't discuss)
 - * IBSWAI Specify if IIC clock should operate in WAIT mode (didn't discuss)
- IIC IBSR (Bus Status Register) Register
 - $\ast\,$ TCF Transmit Complete Flag
 - * IAAS Did not discuss
 - * IBB Did not discuss
 - * IBAL Did not discuss
 - * SRW Did not discuss
 - * IBIF Interrupt flag. Clear by writing a 1 to this bit.
 - * RXAK Did not discuss
- IIC IBDR (Bus Data Register) Register
 - * Write data to this register to send to slave
 - * Read data from this register to receive from slave

- A/D Converter
 - How to power-up A/D converter (ATDCTL2)
 - Write 0x05 to ATDCTL4 to set at fastest conversion speed and 8-bit conversions
 - Write 0x85 to ATDCTL4 to set at fastest conversion speed and 10-bit conversions
 - Left justified or right justified, signed or unsigned
 - How to set modes of A/D converter (ATDCTL5)
 - * Continuous Scan vs. Single Scan
 - * Multichannel vs. Single Channel conversions
 - $\cdot\,$ Channel for single channel scan
 - \cdot Starting channel for multichannel scan
 - How to tell when conversion is complete ATDSTAT register
 - How to read results of A/D conversions
 - * Be able to convert from digital number to voltage, and from voltage to digital number (need to know V_{RH} and V_{RL}).

- The MC9S12 in Expanded Mode
 - Getting into expanded mode MODA, MODB, MODC pins or MODE Register
 - PEAR Register enable ECLK, $\overline{\text{LSTRB}}$, R/\overline{W} on external pins
 - Ports A and B in expanded mode
 - * Port A AD 15-8 (Port A is for data for high byte, even addresses)
 - * Port B AD 7-0 (Port B is for data for low byte, odd addresses)
 - E clock
 - * Address on AD 15-0 when E low, Data on AD 15-0 when E high
 - * Need to latch address on rising edge of E clock
 - * On write (output), external device latches data on signal initiated by falling edge of E
 - * On read (input), MC9S12 latches data on falling edge of E
 - * E-clock stretch MISC register
 - * Disable ROM from 0x4000 to 0x7FFF MISC register
 - R/\overline{W} Line
 - $\overline{\text{LSTRB}}$ line
 - Single-byte and two-byte accesses
 - * 16-bit access of even address A0 low, LSTRB low accesses even and odd bytes
 - * 8-bit access of even address A0 low, $\overline{\text{LSTRB}}$ high accesses even byte only
 - * 8-bit access of odd address A0 high, $\overline{\text{LSTRB}}$ low accesses odd byte only
 - Timing Be sure to meet setup and hold times of device receiving data
 - * For a write, meet setup and hold of external device
 - $\ast\,$ For a read, meet setup and hold of MC9S12 $\,$
 - Timing Be sure to meet address access time (length of time address needs to be on bus before external device is ready)