


## DUAL FULL-BRIDGE MOTOR DRIVER



Dwg. No. W-106

### ABSOLUTE MAXIMUM RATINGS at $T_J \leq +150^\circ\text{C}$

Supply Voltage, $V_{BB}$ .....	50 V
Output Current, $I_{OUT}$ (Continuous) ....	$\pm 2$ A
(Peak) .....	$\pm 3$ A
Sink Driver Emitter Voltage, $V_E$ .....	1.5 V
Logic Input Voltage Range, $V_{PHASE}$ or $V_{ENABLE}$ .....	-0.3 V to 15 V
Package Power Dissipation, $P_D$ .....	See Graph
Operating Temperature Range, $T_A$ .....	$-20^\circ\text{C}$ to $+85^\circ\text{C}$
Storage Temperature Range, $T_S$ .....	$-55^\circ\text{C}$ to $+150^\circ\text{C}$

NOTE: Output current rating may be limited by chopping frequency, ambient temperature, air flow, or heat sinking. Under any set of conditions, do not exceed the specified current rating or a junction temperature of  $+150^\circ\text{C}$ .

As an interface between low-level logic and solenoids, dc (brush) motors, or stepper motors, the UDN2998W dual full-bridge driver will operate inductive loads up to 50 V with continuous output currents of up to 2 A per bridge or peak (start-up) currents to 3 A. The control inputs are compatible with TTL, DTL, and 5 V CMOS logic. Except for a common supply voltage and thermal shutdown, the two drivers in each package are completely independent.

For external PWM control, an Output Enable for each bridge circuit is provided and the sink driver emitters are pinned out for connection to external current-sensing resistors. The chopper drive mode is characterized by low power dissipation levels and maximum efficiency. A PHASE input to each bridge determines load-current direction.

Extensive circuit protection is provided on-chip. Both ground-clamp and flyback diodes for each bridge are provided. A thermal shutdown circuit disables the load drive if chip temperature rating (package power dissipation) is exceeded. Internally-generated delays provide crossover-current protection.

The UDN2998W is packaged in a 12-pin single in-line power-tab package for high power capabilities. Driving either of the bridges at the full 2 A dc rating requires the use of an external heat sink. The tab is at ground potential and needs no insulation.


### FEATURES

- $\pm 3$  A Peak Output Current
- Output Voltage to 50 V
- Integral Output Suppression Diodes
- Output Current Sensing
- TTL/CMOS Compatible Inputs
- Internal Thermal Shutdown Circuitry
- Crossover-Current Protected
- Automotive Capable

Always order by complete part number: **UDN2998W**


# 2998 DUAL FULL-BRIDGE MOTOR DRIVER

## FUNCTIONAL BLOCK DIAGRAM (ONE OF TWO DRIVERS)



Dwg. No. W-107A

*To maintain isolation between integrated circuit components and to provide for normal transistor operation, the ground tab must be connected to the most negative point in the external circuit.*



Dwg. GP-012B

## TRUTH TABLE

ENABLE INPUT	PHASE INPUT	OUTPUT 1	OUTPUT 2
Low	High	High	Low
Low	Low	Low	High
High	High	Open	Low
High	Low	Low	Open



115 Northeast Cutoff, Box 15036  
Worcester, Massachusetts 01615-0036 (508) 853-5000  
Copyright © 1985, 1993, Allegro MicroSystems, Inc.

# 2998

## DUAL FULL-BRIDGE MOTOR DRIVER

### ELECTRICAL CHARACTERISTICS at $T_A = +25^\circ\text{C}$ , $T_J \leq +150^\circ\text{C}$ , $V_{BB} = 50\text{ V}$


Characteristic	Symbol	Test Conditions	Limits			
			Min.	Typ.	Max.	Units
<b>Output Drivers</b>						
Operating Voltage Range	$V_{BB}$		10	—	50	V
Output Leakage Current	$I_{CEX}$	$V_{OUT} = 50\text{ V}$ , $V_{ENABLE} = 2.0\text{ V}$ , Note 2	—	<5.0	50	$\mu\text{A}$
		$V_{OUT} = 0$ , $V_{ENABLE} = 2.0\text{ V}$ , Note 2	—	<-5.0	-50	$\mu\text{A}$
Output Saturation Voltage	$V_{CE(SAT)}$	$I_{OUT} = 1\text{ A}$ , Sink Driver	—	1.2	1.4	V
		$I_{OUT} = 2\text{ A}$ , Sink Driver	—	1.7	1.9	V
		$I_{OUT} = -1\text{ A}$ , Source Driver	—	1.7	1.9	V
		$I_{OUT} = -2\text{ A}$ , Source Driver	—	2.0	2.2	V
Output Sustaining Voltage	$V_{CE(SUS)}$	$I_{OUT} = \pm 2\text{ A}$ , $L = 3.5\text{ mH}$ , Note 2	50	—	—	V
Source Driver Rise Time	$t_r$	$I_{OUT} = -2\text{ A}$	—	500	—	ns
Source Driver Fall Time	$t_f$	$I_{OUT} = -2\text{ A}$	—	750	—	ns
Deadtime	$t_d$	$I_{OUT} = \pm 2\text{ A}$	—	2.5	—	$\mu\text{s}$
Clamp Diode Leakage Current	$I_R$	$V_R = 50\text{ V}$	—	<5.0	50	$\mu\text{A}$
Clamp Diode Forward Voltage	$V_F$	$I_F = 2\text{ A}$	—	1.5	2.0	V
Supply Current	$I_{BB}$	$V_{ENABLE(1)} = V_{ENABLE(2)} = 0.8\text{ V}$	—	30	35	mA
<b>Control Logic (PHASE or ENABLE)</b>						
Logic Input Voltage	$V_{IN(0)}$		—	—	0.8	V
	$V_{IN(1)}$		2.0	—	—	V
Logic Input Current	$I_{IN(0)}$	$V_{PHASE}$ or $V_{ENABLE} = 0.8\text{ V}$	—	-5.0	-25	$\mu\text{A}$
	$I_{IN(1)}$	$V_{PHASE}$ or $V_{ENABLE} = 2.0\text{ V}$	—	<1.0	10	$\mu\text{A}$
Turn-On Delay Time	$t_{pd0}$	ENABLE Input to Source Drivers	—	0.4	1.0	$\mu\text{s}$
Turn-Off Delay Time	$t_{pd1}$	ENABLE Input to Source Drivers	—	2.0	4.0	$\mu\text{s}$

NOTES: 1. Each driver is tested separately.

2. Test is performed with  $V_{PHASE} = 0.8\text{ V}$  and then repeated for  $V_{PHASE} = 2.0\text{ V}$ .


3. Negative current is defined as coming out of (sourcing) the specified device pin.

# 2998 DUAL FULL-BRIDGE MOTOR DRIVER




Dwg. WM-001

## TYPICAL APPLICATION 2-PHASE BIPOLAR STEPPER MOTOR DRIVE (Chopper Mode)



Dwg. No. A-12,454




Dwg. EP-025

# 2998

## DUAL FULL-BRIDGE MOTOR DRIVER

**Dimensions in Inches**  
(controlling dimensions)




Dwg. MP-007 in

- NOTES: 1. Lead thickness is measured at seating plane or below.  
 2. Lead spacing tolerance is non-cumulative  
 3. Exact body and lead configuration at vendor's option within limits shown.  
 4. Lead gauge plane is 0.030" below seating plane.

# 2998 DUAL FULL-BRIDGE MOTOR DRIVER

## Dimensions in Millimeters (for reference only)



- NOTES: 1. Lead thickness is measured at seating plane or below.  
 2. Lead spacing tolerance is non-cumulative  
 3. Exact body and lead configuration at vendor's option within limits shown.  
 4. Lead gauge plane is 0.762 mm below seating plane.

*Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.*

*The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.*