Timing Considerations for Interfacing to the External Bus

- There is an address latch, address decoder, and control decoder between the HC12 and the memory this is often called "glue logic"
- The glue logic in our memory expansion circuit is done in an Altera PLD
- The HC12 has timing specs which state when things will happen on its external bus
- The memory chip has timing specs which state when things will happen on its external bus
- It takes time for signals to propagate through the glue logic
- To make sure the memory and HC12 are compatible it is necessary to examine the timing specs for the HC12 and the memory chip, taking into account the time delays through the glue logic



From time E goes high it takes time before A15-0 comes out of Altera chip One delay time, or about 12 ns E high to new A15-0: about 12 ns

From time E goes high it takes time before CE goes low One delay time, or about 12 ns, before A15-0 latched internally One more delay time, or about 12 ns E high to CE low: about 24 ns

From time E goes low it takes time before CE goes high One delay time, or about 12 ns, before CE goes high E low to CE high: about 12 ns

- When analyzing bus timing, the most critical thing to look for is data setup and data hold times
- When the HC12 does a write, the memory needs to latch the data on the low-to-high transition of CE, its Chip Enable
 - On write cycles the HC12 puts the data on the bus
 - Determine how long before CE goes high the data is on the bus make sure this is longer than the Data Setup Time for the memory chip
 - Determine how long after CE goes high the data remains on the bus make sure this is longer than the Data Hold Time for the memory chip
- When the HC12 does a read, the HC12 needs to latch the data on the high-tolow transition of E
 - On read cycles the memory puts the data on the bus
 - Determine how long before E goes low the data is on the bus make sure this is longer than the Data Setup Time for the HC12
 - Determine how long after E goes low the data remains on the bus make sure this is longer than the Data Hold Time for the HC12
- One other item to look for is the Address Access Time how long it takes from the time the memory chip sees a new address until it can access data internally
- From the time a new address is available until E goes low is about 60 ns
 - To run at full speed the HC12 needs to use memory chips with access times less than 60 ns
 - The chip we are using has a 12 ns access time
- If you have to use a slower memory chip it is possible to slow down the HC12
 - You can use a slower crystal, which slows everything down
 - You can add clock stretches, which slows down accesses to devices connected to the external address/data bus

HC12 and Glue Logic Timing – Write

• Consider the signals on the bus when the HC12 writes to the memory chip

HC12 WRITE TIMING – EXPANDED MODE



Memory must need setup time of less than 5.8 + 12 = 17.8Memory must need hold time of less than 25 - 12 = 13 ns

- The new address is available about 60 ns before CE goes high
 - We need a memory chip with a write address access time of less than 60 ns
- The data is on the bus about 18 ns before CE goes high
 - We need a memory chip with a write setup time of less than 18 ns
- The data is kept on the bus for about 13 ns after CE goes high
 - We need a memory chip with a write hold time of less than 13 ns

IDT71016, 1 Meg (64	CMOSStatic RAM K x 16-bit) Actrical Characteristics (Vcc = 5 0)	/ + 10 9	Comme	rcial and	Industr	ial Temp	erature strial l	Ranges
		710	16S12	71016S15		71016S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYC	CLE							
twc	Write Cycle Time	12		15		20		ns
taw	Address Valid to End of Write	9		10		12		ns
tcw	Chip Select Low to End of Write	9		10		12		ns
tвw	Byte Enable Low to End of Write	9		10		12		ns
tas	Address Set-up Time	0		0		0		ns
twr	Address Hold from End of Write	0		0		0		ns
twp	Write Pulse Width	9		10		12		ns
tow	Data Valid to End of Write	7		8		10		ns
toн	Data Hold Time	0		0		0		ns
tow ⁽¹⁾	Write Enable High to Output in Low-Z	1		1		1		ns
twнź ¹⁾	Write Enable Low to Output in High-Z		6		6		8	ns

IDT71016, CMOS Static RAM 1 Meg (64K x 16-bit)

Commercial and Industrial Temperature Ranges



DATAOUT DATAIN DATAIN DATAIN VALID 3210 drw 9

NOTES:

1. A write occurs during the overlap of a $\ensuremath{\texttt{LCSWLOWBHE}}\xspace$ and a $\ensuremath{\texttt{LOWWE}}\xspace$

2. OE is continuouslyHIGH. If durinty facontrolled write cycle is LOW, whe must be greater than or equal to the low the l/O drivers to turn off and data to be placed on the bus for the requirement. If OE is HIGH during We controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specifier of the spec

- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the CSLOW oBHEand BLELOW transition occurs simultaneously with or after the OW transition, the output sremain in a high-impedance state.

5. Transition is measured ${\tt 200mV}$ from steadystate.

Write Timing of the IDT71016 Memory Chip

- For the 12 ns IDT7016 the write address access time is 9 ns, less than the 60 ns provided by the HC12 and glue logic
- For the 12 ns IDT7016 the write setup time is 7 ns, less than the 18 ns provided by the HC12 and glue logic
- For the 12 ns IDT7016 the write setup hold is 0 ns, less than the 13 ns provided by the HC12 and glue logic
- The IDT71016 write cycle is compatible with the HC12 timing

• Consider the signals on the bus when the HC12 reads from the memory chip



HC12 READ TIMING – EXPANDED MODE

- The new address is available about 60 ns before CE goes high
 - We need a memory chip with a read address access time of less than 60 ns
- The data needs to be on the bus 31 ns before E goes low
 - After E goes high, CE goes low 24 ns later
 - The memory needs to put the data on the bus 29 ns after E goes high
 - The memory chip will have the data on the bus 24 ns + time from CE low to memory on bus
 - Need memory chip with CE to output enable time of less the 5 ns
- The data needs to be kept on the bus for at least 0 ns after E goes low
 - From the time E goes low to CE high is about 12 ns
 - We need a memory chip which not remove data 12 ns before CE goes high (-12 ns)
 - Every memory chip will keep data on the bus until after CE goes high, so there is no problem here

IDT71016, 1 Meg (64	CMOS Static RAM K x 16-bit)		Comme	rcial and	l Industr	ial Temp	perature	Ranges		
AC Electrical Characteristics (Vcc = 5.0V ± 10 %, Commercial and Industrial Range										
		71016S12		71016S15		71016S20				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
READ CYCLE										
tRC	Read Cycle Time	12		15		20		ns		
taa	Address Access Time		12		15	_	20	ns		
tacs	Chip Select Access Time		12		15	_	20	ns		
tc∟z	Chip Select Low to Output in Low-Z	4		5		5		ns		
tснz	Chip Select High to Output in High-Z		6		6	_	8	ns		
toe	Output Enable Low to Output Valid		7		8	_	10	ns		
to∟z	Output Enable Low to Output in Low-Z	0		0		0		ns		
toнz	Output Enable High to Output in High-Z		6		6	—	8	ns		
tон	Output Hold from Address Charge	4		4		5		ns		
tBE	Byte Enable Low to Output Valid		7		8	_	10	ns		
tBLZ	Byte Enable Low to Output in Low-Z	0		0		0		ns		
tвнz	Byte Enable High to Output in High-Z		6		6	_	8	ns		

IDT71016, CMOS Static RAM 1 Meg (64K x 16-bit)

Commercial and Industrial Temperature Ranges

Timing Waveform of Read Cycle No. 2⁽¹⁾



NOTES:

1. WE is HIGH for ReadCycle.

2. Addressmust be valid prior to or coincident with the LaCas BHE or BLE transition LOW; otherwisets the limiting parameter.

3. Transition is measured ±200mV from steadystate.

Read Timing of the IDT71016 Memory Chip

- For the 12 ns IDT7016 the read address access time is 12 ns, less than the 60 ns required
- For the 12 ns IDT7016 the read CE to output enable time is 12 ns, slightly longer the the 5 ns required by the HC12 and glue logic Does Not Quite Meet Specs the 5 ns required
- For the 12 ns IDT7016 the read hold time is 6 ns, more than the -12 ns required Meets Specs
- The IDT71016 read cycle is almost (but not completely) compatible with the HC12 timing
- The timing specs given in data sheets are worst-case specs the manufacturer guarantees all parts will meet these specs under all conditions the chip is speced for
- Timing within a few ns will almost certainly work in most cases
- You should **not** use the given setup (HC12, 12 ns Altera, 12 ns IDT71016) in critical applications it may not work under some circumstances
- To ensure it will work you could either
 - Go to a faster memory chip (with a 5 ns CE to output enable time)
 - Go to a faster Altera chip (an Altera with 7 ns delay would work)
 - Add a clock stretch this will increase the length of time E is high by one clock cycle, or 125 ns, which will increase the time the data is on the bus by 125 ns, to a total of 130 ns, far longer than the 7 ns the HC12 needs
 - Reduce the clock speed this will slow down all operations with the HC12

Electrical Specifications Multiplexed Expansion Bus Timing



Note: Measurement points shown are 20% and 70% of $V_{\text{DD}}.$

Figure 19-10. Multiplexed Expansion Bus Timing Diagram

19.16 Multiplexed Expansion Bus Timing

NOTE: Use of the multiplexed expansion bus at 8 MHz is discouraged due to TAD delay factors.

Num	Characteristic(1), (i	Characteristic (1) , (2) , (3) , (4) , (5)		Symbol	8 MHz		2 MHz		Unit
Num			Delay	Symbol	Min	Max	Min	Max	Jint
—	Frequency of operation (E-clock	frequency)	_	f _o	dc	8.0	dc	8.0	MHz
1	Cycle time	$t_{cyc} = 1/f_o$	—	t _{cyc}	125	_	500	—	ns
2	Pulse width, E low	$PW_{EL} = t_{cyc}/2 + delay$	-4	PW _{EL}	59	—	246	—	ns
3	Pulse width, E high ⁽⁶⁾	$PW_{EH} = t_{cyc}/2 + delay$	-2	PW _{EH}	59	—	248	—	ns
5	Address delay time	$t_{AD} = t_{cyc}/4 + delay$	27	t _{AD}	—	67.5	_	152	ns
7	Address valid time to ECLK rise	$t_{AV} = PW_{EL} - t_{AD}$	_	t _{AV}	-6.2		94		ns
8	Multiplexed address hold time	$t_{MAH} = t_{cyc}/4 + delay$	-18	t _{MAH}	13	—	107	—	ns
9	Address hold to data valid			t _{AHDS}	30	—	20	—	ns
10	Data hold to high impedance	$t_{DHZ} = t_{AD} - 20$		t _{DHZ}	—	45.2	_	132	ns
11	Read data setup time		—	t _{DSR}	31.2	—	25	—	ns
12	Read data hold time		_	t _{DHR}	0	_	0	_	ns
13	Write data delay time			t _{DDW}	_	62.5	_	165	ns
14	Write data hold time			t _{DHW}	25	—	20	—	ns
15	Write data setup time ⁽⁶⁾	$t_{DSW} = PW_{EH} - t_{DDW}$	—	t _{DSW}	5.8	—	83	—	ns
16	Read/write delay time	$t_{RWD} = t_{cyc}/4 + delay$	18	t _{RWD}	—	57.5	_	143	ns
17	Read/write valid time to E rise	$t_{RWV} = PW_{EL} - t_{RWD}$		t _{RWV}	3.8		103		ns
18	Read/write hold time		_	t _{RWH}	25		20		ns
19	Low strobe ⁽⁷⁾ delay time	$t_{LSD} = t_{cyc}/4 + delay$	18	t _{LSD}		57.5	_	143	ns
20	Low strobe ⁽⁷⁾ valid time to E rise	$t_{LSV} = PW_{EL} - t_{LSD}$	_	t _{LSV}	3.8	—	103	—	ns
21	Low strobe ⁽⁷⁾ hold time			t _{LSH}	25	—	20	—	ns
22	Address access time ⁽⁶⁾	$t_{ACCA} = t_{cyc} - t_{AD} - t_{DSR}$		t _{ACCA}		27.6	_	323	ns
23	Access time from E rise ⁽⁶⁾	$t_{ACCE} = PW_{EH} - t_{DSR}$		t _{ACCE}		27.8		223	ns
24	DBE delay from ECLK rise ⁽⁶⁾	$t_{\text{DBED}} = t_{\text{cyc}}/4 + \text{delay}$	8	t _{DBED}		57.5	_	133	ns
25	DBE valid time	$t_{DBE} = PW_{EH} - t_{DBED}$		t _{DBE}	11.8		115		ns
26	DBE hold time from ECLK fall		_	t _{DBEH}	-3	10	-3	10	ns

1. V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_{A} = T_{L} to T_{H} , unless otherwise noted

2. All timings are calculated for normal port drives.

3. Crystal input is required to be within 45% to 55% duty.

4. Reduced drive must be off to meet these timings.

5. Unequalled loading of pins will affect relative timing numbers.

6. This characteristic is affected by clock stretch.

Add N \times t_{cvc} where N = 0, 1, 2, or 3, depending on the number of clock stretches.

7. Without TAG enabled

Clock Stretches on the HC12

- You can add one, two, or three clock stretches to the HC12
- Each clock stretch adds one clock cycle to the length of time E is high
- It does not change the amount of time E is low
 - With one clock stretch, E is low for at least 60 ns, and high for at least 60 + 125 = 185 ns
 - With two clock stretches, E is low for at least 60 ns, and high for at least 60 + 250 = 310 ns
 - With three clock stretches, E is low for at least 60 ns, and high for at least 60 + 375 = 430 ns
- With clock stretches can use slower memory chips (such as 250 ns ROMS) with the HC12

The HC12B32 in Expanded Mode at 8 MHz

- At 8 MHz the HC12 has an Address Valid to ECLK rise time of -6.2 ns
- This means that, under some circumstances, the address may not be on the bus until 6.2 ns **after** ECLK goes high
- This means that, under these circumstances, an address latch cannot work
- This cannot be fixed by adding E-clock stretches, since ECLK stretches do not change the amount of time E is low
- Because of this the Motorola data sheet states: "Use of the multiplexed expansion bus at 8 MHz is discouraged due to TAD delay factors"
- Under most circumstances memory expansion will work with an 8 MHz bus
- For commercial applications you should not use the HC12B32 in expanded mode running at 8 MHz
 - Use a slower clock a 4 MHz bus speed will work fine
 - Use an HC12 which does not multiplex the address and data buses, such as the HC12A4