1. The following questions concern writing C code.

(a) Write some C code which will set bits 2 and 3, and clear bits 0 and 7 of the byte at address 0x2400, and leave the other bits unchanged.

   *(char *) 0x2400 = ((* (char *) 0x2400) | 0x0c) & ~0x81;

   or

   #define ADDR (*(char *) 0x2400)
   Addr = (ADDR | 0x0c) & ~0x81;

(b) Write some C code which will write the 16 bit number 0x55aa to the word at address 0x2402.

   *(int *) 0x2402 = 0x55aa;

(c) Write some C code which will wait until bit 2 of the TFLG1 register becomes one.

   while ((TFLG1 & 0x04) == 0) ;

   or

   while (!(TFLG1 & 0x04)) ;
2. Below are the contents of the memory of an HCS12:

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>10D0</td>
<td>10</td>
<td>23</td>
<td>3B</td>
<td>7C</td>
<td>10</td>
<td>04</td>
<td>86</td>
<td>80</td>
<td>B7</td>
<td>10</td>
<td>25</td>
<td>3B</td>
<td>FC</td>
<td>10</td>
<td>18</td>
<td>F3</td>
</tr>
<tr>
<td>10E0</td>
<td>12</td>
<td>50</td>
<td>FD</td>
<td>10</td>
<td>18</td>
<td>86</td>
<td>40</td>
<td>B7</td>
<td>10</td>
<td>23</td>
<td>3B</td>
<td>FC</td>
<td>10</td>
<td>12</td>
<td>DD</td>
<td>02</td>
</tr>
<tr>
<td>10F0</td>
<td>86</td>
<td>02</td>
<td>B7</td>
<td>10</td>
<td>23</td>
<td>3B</td>
<td>7C</td>
<td>10</td>
<td>03</td>
<td>86</td>
<td>40</td>
<td>B7</td>
<td>10</td>
<td>25</td>
<td>3B</td>
<td>86</td>
</tr>
<tr>
<td>FFC0</td>
<td>CC</td>
<td>05</td>
<td>9F</td>
<td>CD</td>
<td>99</td>
<td>03</td>
<td>84</td>
<td>9C</td>
<td>01</td>
<td>9B</td>
<td>CC</td>
<td>90</td>
<td>66</td>
<td>FC</td>
<td>93</td>
<td>30</td>
</tr>
<tr>
<td>FFD0</td>
<td>7E</td>
<td>E3</td>
<td>4B</td>
<td>7E</td>
<td>E5</td>
<td>38</td>
<td>21</td>
<td>54</td>
<td>05</td>
<td>83</td>
<td>10</td>
<td>34</td>
<td>2A</td>
<td>38</td>
<td>3C</td>
<td>03</td>
</tr>
<tr>
<td>FFE0</td>
<td>41</td>
<td>38</td>
<td>66</td>
<td>F2</td>
<td>7C</td>
<td>13</td>
<td>37</td>
<td>1C</td>
<td>25</td>
<td>F2</td>
<td>1C</td>
<td>38</td>
<td>5F</td>
<td>1B</td>
<td>42</td>
<td>1A</td>
</tr>
<tr>
<td>FFF0</td>
<td>1A</td>
<td>26</td>
<td>21</td>
<td>13</td>
<td>6A</td>
<td>AA</td>
<td>20</td>
<td>1F</td>
<td>4B</td>
<td>38</td>
<td>33</td>
<td>38</td>
<td>45</td>
<td>38</td>
<td>10</td>
<td>20</td>
</tr>
</tbody>
</table>

(a) What is the address of the first instruction the HCS12 will execute when coming out of reset?

The reset vector is at address 0xFFFE. This 16-bit location has an 0x1020. This is the address of the first instruction the HCS12 will execute when coming out of reset.

(b) What is the address of the first instruction of the Timer Channel 2 interrupt service routine?

The interrupt vector for Timer Channel 2 is at 0xFFEA. This 16-bit location has an 0x1c38. This is the address of the first instruction of the Timer Channel 2 interrupt service routine.
3. Below are the contents of the memory of an HCS12:

<table>
<thead>
<tr>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>10D0</td>
<td>10</td>
<td>23</td>
<td>3B</td>
<td>7C</td>
<td>10</td>
<td>04</td>
<td>86</td>
<td>80</td>
<td>B7</td>
<td>10</td>
<td>25</td>
<td>3B</td>
<td>FC</td>
<td>10</td>
<td>18</td>
</tr>
<tr>
<td>10E0</td>
<td>12</td>
<td>50</td>
<td>FD</td>
<td>10</td>
<td>18</td>
<td>86</td>
<td>40</td>
<td>B7</td>
<td>10</td>
<td>23</td>
<td>3B</td>
<td>FC</td>
<td>10</td>
<td>12</td>
<td>DD</td>
</tr>
<tr>
<td>10F0</td>
<td>86</td>
<td>02</td>
<td>B7</td>
<td>10</td>
<td>23</td>
<td>3B</td>
<td>7C</td>
<td>10</td>
<td>03</td>
<td>86</td>
<td>40</td>
<td>B7</td>
<td>10</td>
<td>25</td>
<td>3B</td>
</tr>
<tr>
<td>FFC0</td>
<td>CC</td>
<td>05</td>
<td>9F</td>
<td>CD</td>
<td>99</td>
<td>03</td>
<td>84</td>
<td>9C</td>
<td>01</td>
<td>9B</td>
<td>CC</td>
<td>90</td>
<td>66</td>
<td>FC</td>
<td>93</td>
</tr>
<tr>
<td>FFDO</td>
<td>7E</td>
<td>E3</td>
<td>4B</td>
<td>7E</td>
<td>E5</td>
<td>38</td>
<td>21</td>
<td>54</td>
<td>05</td>
<td>83</td>
<td>10</td>
<td>34</td>
<td>2A</td>
<td>38</td>
<td>3C</td>
</tr>
<tr>
<td>FFE0</td>
<td>41</td>
<td>38</td>
<td>66</td>
<td>F2</td>
<td>7C</td>
<td>13</td>
<td>37</td>
<td>1C</td>
<td>25</td>
<td>F2</td>
<td>1C</td>
<td>38</td>
<td>5F</td>
<td>1B</td>
<td>42</td>
</tr>
<tr>
<td>FFF0</td>
<td>1A</td>
<td>26</td>
<td>21</td>
<td>13</td>
<td>6A</td>
<td>AA</td>
<td>20</td>
<td>1F</td>
<td>4B</td>
<td>38</td>
<td>33</td>
<td>38</td>
<td>45</td>
<td>38</td>
<td>10</td>
</tr>
</tbody>
</table>

The HCS12 registers have the following values when an unmasked Real Time Interrupt occurs:

<table>
<thead>
<tr>
<th>Reg</th>
<th>S</th>
<th>X</th>
<th>H</th>
<th>I</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>A:B</td>
<td>A3</td>
<td>92</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>A51C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>2020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SP</td>
<td>3BE5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PC</td>
<td>1024</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(a) Explain in detail what happens when the HCS12 responds to the interrupt.

The HCS12 completes the current instruction. It then stacks the information it needs to save: the return address, the Y, X, B, A and Condition Code registers. It sets the I bit of the CCR (and the X bit, if it is the XIRQ interrupt), then loads the Program Counter with the address from the interrupt’s vector.

(b) Show what will be in the HCS12 registers when it starts executing the first instruction of the interrupt service routine.

<table>
<thead>
<tr>
<th>Reg</th>
<th>S</th>
<th>X</th>
<th>H</th>
<th>I</th>
<th>N</th>
<th>Z</th>
<th>V</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCR</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>A:B</td>
<td>A3</td>
<td>92</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>A51C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>2020</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SP</td>
<td>3BDC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PC</td>
<td>1A26</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The interrupt was a Real Time Interrupt, whose vector is at 0xFFFF0, which contains an 0x1A26. Thus, the PC will be loaded with an 0x1A26. The I bit of the CCR will be set. The stack pointer will be decremented by 9, from 0x3BE5 to 0x3BDC.
(c) Also, show what has happened to the stack – fill in values for memory locations which have changed below.

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>3BD0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>E5</td>
</tr>
<tr>
<td>3BE0</td>
<td>1C</td>
<td>20</td>
<td>20</td>
<td>10</td>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3BF0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- The SP is decremented by 2 to 0x3BE3; the return address (0x1024, the PC when the interrupt is received) is pushed.
- The SP is decremented by 2 to 0x3BE1; the Y register is pushed.
- The SP is decremented by 2 to 0x3BDF; the X register is pushed.
- The SP is decremented by 2 to 0x3BDD; the registers B and A are pushed.
- The SP is decremented by 1 to 0x3BDC; the Condition Code Register value (before the interrupt; i.e., with the I bit equal to 0) is pushed.

(d) List at least five things needed in your program when you use interrupts.

- Load the Stack Pointer.
- Have an interrupt service routine (ISR).
- The ISR must clear the source of the interrupt before exiting.
- The ISR must exit with an RTI (Return from Interrupt) instruction.
- Do whatever setup is necessary to initialize the interrupt hardware (for example, start the timer and set the prescaler if using the Timer Overflow Interrupt).
- Make sure the Interrupt Vector is loaded with the address of the first instruction of the ISR.
- Enable the specific interrupt (for example, for the Timer Overflow Interrupt, set the TOI bit of the TSCR2 register).
- Enable interrupts in general by clearing the I bit of the CCR (with the CLI instruction).
(e) The assembly language Real Time Interrupt interrupt service routine is the following:

```assembly
tti_isr:
  inc PORTA
  rti
```

How much time (in bus cycles and in seconds) does it take for the HCS12 to respond to the Real Time Interrupt – i.e., from the time the HCS12 receives a Real Time Interrupt, how long does it take for the HCS12 to get into, execute, and exit from the interrupt service routine? Explain.

- It takes 9 cycles to start executing the ISR. (See Figure 6.1 on Page 132 of the HCS12 V1.5 Core User Guide to see what the HCS12 does on each cycle, or the description of the SWI instruction).
- The `inc PORTA` instruction takes 4 cycles (the instruction uses the extended addressing mode).
- The `rti` instruction takes 8 cycles (or 11, if another interrupt is pending).

The total number of cycles is $9 + 4 + 8 = 21$ (or $9 + 4 + 11 = 24$ if another interrupt is pending). Each cycle takes $\frac{1}{24} \times 10^{-6}$ seconds (with a 24 MHz bus clock), so the total time is $21/24 \times 10^{-6} = 0.875 \mu s$, (1 $\mu s$ if another interrupt is pending).

(f) What is wrong the the above interrupt service routine?

The routine does not clear the source of the interrupt. It should write a 1 to the RTIF (real time interrupt flag) of the CTFLG register. The ISR should be:

```assembly
tti_isr:
  inc PORTA
  RTIF = 0x80;
  rti
```
4. The following questions pertain the the HCS12 timer subsystem.

(a) How do you enable the HCS12 timer subsystem? Write some C code to do this.
   
   Write a 1 to the TEN bit of the TSCR1 register:
   
   \[
   \text{TSCR1} = \text{TSCR1} | 0x80;
   \]

(b) What is the basic frequency of the timer subsystem clock – i.e., the frequency before changing the prescaler?

   For our HCS12, the basic frequency is 24 MHz.

(c) How do you change the frequency of the timer subsystem clock? Write some C code to set the frequency to 3 MHz.

   You need to divide the 24 MHz basic frequency by 8. You do this by setting the prescaler (PR2:0 of TSCR2) to 011:
   
   \[
   \text{TSCR2} = (\text{TSCR2} | 0x03) & \neg0x04;
   \]

(d) Write some C code to clear C4F, the flag for timer channel 4. Be sure your code does not clear any other timer flag which may be set.

   Write a 1 to the C4F bit of the TFLG1 register, and 0’s to all other bits:
   
   \[
   \text{TFLG1} = 0x10;
   \]

(e) Write some C to set up timer channel 4 to function as an input capture. Set it up to capture a falling edge. Be sure that you do not change the functionality of any other timer channel.

   Write a 0 to Bit 4 of TIOS register to make Channel 4 an input capture. Set EDG4B:EDG4A of TCTL3 to 01:
   
   \[
   \text{TIOS} = \text{TIOS} & \neg0x10;
   \]
   \[
   \text{TCTL3} = (\text{TCTL3} | 0x01) & \neg0x02;
   \]

(f) Write some C to set up timer channel 5 to function as an output compare. Set it up to set Channel 5 output high on a successful compare. Be sure that you do not change the functionality of any other timer channel.

   Write a 1 to Bit 5 of TIOS register to make Channel 5 an output compare. Set OM5:OL5 of TCTL1 to 11:
   
   \[
   \text{TIOS} = \text{TIOS} | 0x20;
   \]
   \[
   \text{TCTL1} = \text{TCTL1} | 0x0c;
   \]
5. The HCS12 is being used to control the intensity of a light. The light needs a PWM frequency of 2.5 kHz. Write some code which will enable PWM Channel 2 with a 2.5 kHz frequency and a duty cycle of 25%.

Want 2.5 kHz frequency. The basic frequency is 24 MHz. 24 MHz/2.5 kHz = 9,600, so need to divide the 24 MHz clock by 9,600 to get 2.5 kHz.

Channel 2 uses PCKB and PWMSCLB.

- Using clock mode 0, want $9,600 = 2^{PCKB} \times \text{PWMPER2}$. One way to do this is to set PCKB to 6 (so $2^{PCKB} = 64$) and PWMPER2 to 150.
- Using clock mode 1, want $9,600 = 2^{PCKB} + 1 \times \text{PWMPER2} \times \text{PWMSCLB}$. One way to do this is to set PCKB to 0 (so $2^{PCKB} + 1 = 2$), PWMPER2 to 200, and PWMSCLB to 24.

I will use clock mode 1.

Do the following:

- Choose 8-bit mode (PWMCTL = 0x00)
- Choose high polarity (PWMPOL = 0xFF)
- Choose left-aligned (PWMCAE = 0x00)
- Set PCLK2 = 1 in PWMCLK
- Set PCKB = 0 in PWMPRCLK
- Set PWMSCLB = 24
- Set PWMPER2 = 200
- Enable PWM Channel 2 (set bit 2 of PWME)
- For 50% duty cycle, set PWMDTY2 = 50% $\times$ PWMPER2 = 50% $\times$ 200 = 100

```c
PWMCTL = 0x00;    /* 8-bit mode */
PWMPOL = 0xFF;    /* high polarity */
PWMCAE = 0x00;    /* left-aligned */
PWMCLK = PWMCLK | 0x04;    /* Clock mode 1 for Ch 2 */
PWMPRCLK = PWMPRCLK & ~0x70;    /* PCKB = 0 */
PWMSCLB = 24;
PWMPER2 = 200;
PWME = PWME | 0x04;    /* Enable PWM Ch 2 */
PWMDTY2 = 100;
```