The figures below show some things which might be on the HCS12 bus in normal expanded wide mode. For each figure, indicate if that combinations of signals can occur. If so, explain what the memory cycle does — read or write, 8-bit or 16-bit access, what data is read from or written to, what memory address(es) are accessed. If the combination of signals cannot occur, explain why not.

1. The figures below show some things which might be on the HCS12 bus in normal expanded wide mode. For each figure, indicate if that combinations of signals can occur. If so, explain what the memory cycle does — read or write, 8-bit or 16-bit access, what data is read from or written to, what memory address(es) are accessed. If the combination of signals cannot occur, explain why not.
2. The following table shows some values in the HC12 memory:

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>E</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>4080</td>
<td>01</td>
<td>3F</td>
<td>C6</td>
<td>80</td>
<td>5B</td>
<td>86</td>
<td>C6</td>
<td>03</td>
<td>5B</td>
<td>8D</td>
<td>C6</td>
<td>FF</td>
<td>5B</td>
<td>02</td>
<td>4C</td>
<td>80</td>
</tr>
</tbody>
</table>

Show what will be on the address/data bus and the control lines when the HC12 does the following:

(a) Writes a 0xAA to address 0x4080.

```
E
Port A
Port B
R/W
LSTRB
```

(b) Writes a 0x55AA to the two bytes at addresses 0x4082 and 0x4083.

```
E
Port A
Port B
R/W
LSTRB
```

(c) Reads a single byte from addresses 0x4089.

```
E
Port A
Port B
R/W
LSTRB
```

3. Immediately upon coming out of reset, an HCS12 is operating in Normal Expanded Wide mode. How did the HCS12 know it should run in this mode — i.e. what pins did it check, and what was the state of those pins?

4. Immediately upon coming out of reset, an HCS12 is operating in Normal Single Chip mode. How did the HCS12 know it should run in this mode — i.e. what pins did it check, and what was the state of those pins?

5. Immediately upon coming out of reset, an HCS12 is operating in Normal Single Chip mode. How can you switch the chip into Normal Expanded Wide mode? Write some code to do this.
6. You want to use an Altera 7064 chip to implement a general purpose I/O port at address 0x4000. Write an Altera TDF file, or draw an Altera GDF file, which does the following:

(a) Demultiplexes the address from the data. It generates the output lines A15-0. The inputs are AD15-0 and the E clock.

(b) Does the address decoding:

- Generates an output W4000 which goes low when the HCS12 does a write to the byte at memory address 0x4000.
- Generates an output R4000 which goes low when the HCS12 does a read from the byte at memory address 0x4000.
- Generates an output W4001 which goes low when the HCS12 does a write to the byte at memory address 0x4001.
- Generates an output R4001 which goes low when the HCS12 does a read from the byte at memory address 0x4001.

The inputs to the device should be address lines A15-0, and the E, R/W, and LSTRB lines.