Addition and Subtraction of Hexadecimal Numbers. Setting the C (Carry), V (Overflow), N (Negative) and Z (Zero) bits

How the C, V, N and Z bits of the CCR are changed

Condition Code Register Bits N, Z, V, C

N bit is set if result of operation in negative (MSB = 1)

Z bit is set if result of operation is zero (All bits = 0)

V bit is set if operation produced an overflow

C bit is set if operation produced a carry (borrow on subtraction)

Note: Not all instructions change these bits of the CCR

Addition of Hexadecimal Numbers

ADDITION:

C bit set when result does not fit in word V bit set when P + P = NN + N = PN bit set when MSB of result is 1 Z bit set when result is 0

7 A +52	2A +52	AC +8A	AC +72
œ	7C	36	1E
C: 0	C: 0	C: 1	C: 1
V : 1	V : 0	V: 1	V : 0
N: 1	N: 0	N: 0	N: 1
Z: 0	Z: 0	Z: 0	Z: 0

Subtraction of Hexadecimal Numbers

SUBIRACTION:

C bit set on borrow (when the magnitude of the subtrahend is greater than the minuend)

- V bit set when N P = PP - N = N
- N bit set when MSB is 1
- Z bit set when result is 0

7A -5C 1E	8A -5C 2E	5C -8A D2	2C -72 BA
C: 0	C: 0	C: 1	C: 1
v : 0	V: 1	V: 1	V : 0
N: 0	N: 0	N: 1	N: 1
z: 0	Z: 0	Z: 0	z : 0

Simple Programs for the HCS12

A simple HCS12 program fragment

org	\$1000
ldaa	\$2000
asra	
staa	\$2001

A simple HCS12 program with assembler directives

prog:	equ	\$1000
data:	equ	\$2000
	org	prog
	ldaa	input
	asra	
	staa	result
	swi	
	org	data
input:	dc.b	\$07
result:	ds.b	1

 $\underline{\text{HCS12 Programming Model}}$ — The registers inside the $\underline{\text{HCS12 CPU}}$ the programmer needs to know about



How the HCS12 executes a simple program

EXECUTION OF SIMPLE HC12 PROGRAM

1DAA \$2013	$PC = 0 \times 1000$	Control unit reads B6 Control decodes B6
NECA	PC = 0x1001	Control unit reads address MSB 20
	PC = 0x1002	Control unit reads address ISB 13
STAA \$2014		Control units tells memory to fetch
		contents of address 0x2013
		Control units tells AUU to latch value
0x1000 B6		
$0 \times 1001 20$	PC = 0x1003	Control unit reads 40
$0 \times 1001 = 20$ $0 \times 1002 = 13$		Control unit decodes 40
$0 \times 1002 10$		Control unit tolls All to normate ACCA
$0 \times 1003 = 10$		
$0 \times 1005 20$	PC = 0x1004	Control unit reads 7A
0x1005 = 20		Control decodes 7A
0X1000 14	PC = 0x1005	Control unit reads address MSB 20
	PC = 0x1006	Control unit reads address ISB 14
		Control units fetches value of ACCA from AU
		Control units tells memory to store value
		at address 0x2014
	D0 = 0.1007	
0-2012 60	$PC = 0 \times 1001$	
UX2014 5A		

A

Things you need to know to write HCS12 assembly language programs

HC12 Assembly Language Programming

Programming Model

HC12 Instructions

Addressing Modes

Assembler Directives

Addressing Modes for the HCS12

- Almost all HCS12 instructions operate on memory
- The address of the data an instruction operates on is called the *effective address* of that instruction.
- Each instruction has information which tells the HCS12 the address of the data in memory it operates on.
- The *addressing mode* of the instruction tells the HCS12 how to figure out the effective address for the instruction.
- Each HCS12 instructions consists of a one or two byte *op code* which tells the HCS12 what to do and what addressing mode to use, followed, when necessary by one or more bytes which tell the HCS12 how to deterime the effective address.
 - All two-byte op codes begin with an \$18.
- For example, the LDAA instruction has 4 different op codes, one for each of the 4 different addressing modes

Core User Guide — S12CPU15UG V1.2

LDAA

Load A



Operation $(M) \Rightarrow A$

or

 $\operatorname{imm} \Rightarrow A$

Loads A with either the value in M or an immediate value.

С

_

CCR Effects

 S
 X
 H
 I
 N
 Z
 V

 Δ
 Δ
 0

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and

CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAA #opr8i	IMM	86 ii	P
LDAA opr8a LDAA opr16a	EXT	B6 hh 11	rPO
LDAA oprx0_xysppc	IDX	A6 xb	rPf
LDAA oprx9,xysppc	IDX1	A6 xb ff	rPO
LDAA oprx16,xysppc	IDX2	A6 xb ee ff	frPP
LDAA [D,xysppc]		A6 xb	fIfrPf
LDAA [Opix 10, xysppc		A6 xb ee ff	fIPrPf

The HCS12 has 6 addressing modes

Most of the HC12's instructions access data in memory There are several ways for the HC12 to determine which address to access

Effective Address:

Memory address used by instruction

ADDRESSING MODE:

How the HC12 calculates the effective address

HC12 ADDRESSING MODES:

INH	Inherent
IM	Immediate
DIR	Direct
EXT	Extended
REL	Relative (used only with branch instructions)
IDX	Indexed (won't study indirect indexed mode)

The Inherent (INH) addressing mode

Inherent (INH) Addressing Mode

Instructions which work only with registers inside ALU

ABA 18 06	; Add B to A (A) + (B) \rightarrow A
CIRA 87	; Clear A 0 -> A
ASRA 47	; Arithmetic Shift Right A
TSTA 97	; Test A (A) - 0x00 Set CCR

The HC12 does not access memory

There is no effective address



The $\mathit{Extended}\ (\mathrm{EXT})$ addressing mode

Extended (EXT) Addressing Mode

Instructions which give the 16-bit address to be accessed

IDAA \$2000	; (\$2000) -> A
B6 20 00	Effective Address: \$2000
IDX \$2001	; (\$2001:\$2002) -> X
FE 20 01	Effective Address: \$2001
STAB \$2003	; (B) -> \$2003
7B 20 03	Effective Address: \$2003

Effective address is specified by the two bytes following op code



The Direct (DIR) addressing mode

Direct (DIR) Addressing Mode

Instructions which give 8 LSB of address (8 MSB all 0)

1DAA \$20 96 20	; (\$0020) -> A Effective Address:	\$0020
STX \$21 5E 21	; (X) -> \$0021:\$0022 Effective Address:	\$0021

8 LSB of effective address is specified by byte following op code

0x1000	96	0x0020	17	A	в
	20		35		
	5E		02	X	
	21		4 A		
			C7		

The Immediate (IMM) addressing mode

Immediate (IMM) Addressing Mode

Value to be used is part of instruction

1DAA #\$17 86 17	; \$17 -> A Effective Address:	PC + 1
ADDA #10 88 0A	; (A) + \$0A -> A Effective Address:	PC + 1

Effective address is the address following the op code

0x1000	B6	0x2000	17	A	в
	17		35]
	8B		02		
	O A		4 A		
			C7		

The Indexed (IDX, IDX1, IDX2) addressing mode

Indexed (IDX) Addressing Mode

Effective address is obtained from X or Y register (or SP or PC)

Simple Forms

1DAA 0,X	; Use (X) as address to get value to put in A
A6 00	Effective address: contents of X
ADDA 5,Y	; Use (Y) + 5 as address to get value to add to
AB 45	Effective address: contents of Y + 5

More Complicated Forms

INC 2,X- 62 3E	; Post-decrement Indexed ; Increment the number at address (X), ; then subtract 2 from X Effective address: contents of X
INC 4,+X	; Pre-increment Indexed ; Add 4 to X ; then increment the number at address (X)
62 23	Effective address: contents of $X + 4$
x	EFF ADDR
Y	EFF ADDR

Different types of indexed addressing modes (Note: We will not discuss indirect indexed mode)

INDEXED ADDRESSING MODES

(Does not include indirect modes)

	Example	Effective Address	Offset	Value in X After Done	Registers To Use
Constant Offset	LDAA n,X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	IDAA -n,X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postincrement	LDAA n, X+	(X)	1 to 8	(X) +n	X, Y, SP
Preincrement	LDAA n,+X	(X)+n	1 to 8	(X) +n	X, Y, SP
Postdecrement	LDAA n,X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	LDAA n,-X	(X)-n	1 to 8	(X) — n	X, Y, SP
ACC Offset	ldaa A,X ldaa B,X ldaa D,X	(X) + (A) (X) + (B) (X) + (D)	0 to FF 0 to FF 0 to FFFF	(X)	X, Y, SP, PC

The data books list three different types of indexed modes:

- Table 4.2 of the Core Users Guide shows details
- **IDX**: One byte used to specify address
 - Called the postbyte
 - Tells which register to use
 - Tells whether to use autoincrement or autodecrement
 - Tells offset to use
- **IDX1**: Two bytes used to specify address
 - First byte called the postbyte
 - Second byte called the extension
 - Postbyte tells which register to use, and sign of offset
 - Extension tells size of offset
- IDX2: Three bytes used to specify address
 - First byte called the postbyte
 - Next two bytes called the extension
 - Postbyte tells which register to use
 - Extension tells size of offset

Core User Guide — S12CPU15UG V1.2

Table 4-2 Summary of Indexed Operations

5-bit constant offset indexed addressing (IDX)

	7	6	5	4	3	2	1	0		
Postbyte:	rr	.1	0		5-bit s	igned	offset	t		
Effective address = 5-bit signed offset + (X, Y, SP, or PC)										

Accumulator offset addressing (IDX)

	7	6	5	4	3	2	1	0		
Postbyte:	1	1	1	rr ¹		1	aa ²			
Effective address = (X, Y, SP, or PC) + (A, B, or D)										

Autodecrement/autoincrement) indexed addressing (IDX)

	7	6	5	4	3	2	1	0		
Postbyte:	rr	1,3	1	p ⁴	4-bi	it inc/d	lec va	lue ⁵		
Effective address = (X, Y, or SP) ± 1 to 8										

9-bit constant offset indexed addressing (IDX1)

	7	6	5	4	3	2	1	0	
Postbyte:	1	1	1	rr	.1	0	0	s ⁶	
THe ethics of	ممعاماه		- 44 +		i a a la		/V V		

Effective address = s:(offset extension byte) + (X, Y, SP, or PC)

16-bit constant offset indexed addressing (IDX2)

	7	6	5	4	3	2	1	0			
Postbyte:	1	1	1	rı	.1	0	1	0			
Effective address = (two offset extension bytes) + (X, Y, SP, or PC)											

16-bit constant offset indexed-indirect addressing ([IDX2])

	7	6	5	4	3	2	1	0
stbyte:	1	1	1	r	.1	0	1	1

(two offset extension bytes) + (X, Y, SP, or PC) is address of pointer to effective address

Accumulator D offset indexed-indirect addressing ([D,IDX])

	7	6	5	4	3	2	1	0	
Postbyte:	1	1	1	rı	.1	1	1	1	

(X, Y, SP, or PC) + (D) is address of pointer to effective address

NOTES:

Po

1. rr selects X (00), Y (01), SP (10), or PC (11).

2. aa selects A (00), B (01), or D (10).

3. In autoincrement/decrement indexed addressing, PC is not a valid selection.

4. p selects pre- (0) or post- (1) increment/decrement.

5. Increment values range from 0000 (+1) to 0111 (+8). Decrement values range from 1111 (-1) to 1000 (-8).

6. s is the sign bit of the offset extension byte.

All indexed addressing modes use a 16-bit CPU register and additional information to create an indexed address. In most cases the indexed address is the effective address of the instruction, that is, the address of the memory location that the instruction acts on. In indexed-indirect addressing, the indexed address is the location of a value that points to the effective address.

68

🕀 MOTOROLA

The *Relative* (REL) addressing mode

Relative (REL) Addressing Mode

The relative addressing mode is used only in branch and long branch instructions.

Branch instruction: One byte following op code specifies how far to branch	
Treat the offset as a signed number; add the offset to the address following the current instruction to get the address of the instruction to branch to	

BRA	20 35	PC + 2 + 0035 -> PC

BRA	20 C7	PC + 2 + FFC7 -> PC
		PC + 2 - 0039 -> PC

Long branch instruction: Two bytes following op code specifies how far to branch

Treat the offset as an usigned number; add the offset to the address following the current instruction to get the address of the instruction to branch to

LBEQ	18 27 02 1A	If $Z = 1$ then PC + 4 + 021A -> PC
		If $Z = 0$ then PC + 4 -> PC

When writing assembly language program, you don't have to calculate offset

You indicate what address you want to go to, and the assembler calculates the offset

\$1020	BRA	\$1030	;	Branch to	instruction	at	address	\$1030
---------------	-----	--------	---	-----------	-------------	----	---------	--------

0x1020	20	PC	
	OE		

Summary of HCS12 addressing modes

ADDRESSING MODES

Na	me	Example	Op Code	Effective Address
INH	Inherent	ABA	18 06	None
IMM	Immediate	1 DAA #\$ 35	86 35	PC + 1
DIR	Direct	ldaa \$35	96 35	0x0035
EXT	Extended	1 DAA \$2035	B6 20 35	0x0935
IDX IDX1 IDX2	Indexed	IDAA 3,X IDAA 30,X IDAA 300,X	A6 03 A6 E0 13 A6 E2 01 2C	X + 3
IDX	Indexed Postincrement	IDAA 3,X+	A6 32	X (X+3 -> X)
IDX	Indexed Preincrement	IDAA 3,+X	A6 22	X+3 (X+3 -> X)
IDX	Indexed Postdecrement	IDAA 3,X-	A6 3D	X (X-3 -> X)
IDX	Indexed Predecrement	ldaa 3,-x	A6 2D	X-3 (X-3 -> X)
REL	Relative	BRA \$1050 LERA \$1F00	20 23 18 20 0E CF	PC + 2 + Offset PC + 4 + Offset

<u>A few instructions have two effective addresses:</u>

• MOVB \$2000,\$3000 Move byte from address \$2000 to \$3000

• MOVW 0,X,0,Y Move word from address pointed to by X to address pointed to by Y