

The HCS12 has 6 addressing modes

Most of the HC12's instructions access data in memory

There are several ways for the HC12 to determine which address to access

### **Effective Address:**

Memory address used by instruction

### **ADDRESSING MODE:**

How the HC12 calculates the effective address

### **HC12 ADDRESSING MODES:**

INH	Inherent
IMM	Immediate
DIR	Direct
EXT	Extended
REL	Relative (used only with branch instructions)
IDX	Indexed (won't study indirect indexed mode)

The *Inherent (INH)* addressing mode

## Inherent (INH) Addressing Mode

Instructions which work only with registers inside ALU

**ABA** ; Add B to A (A) + (B) → A  
~~18 06~~

**CLRA** ; Clear A 0 → A  
~~87~~

**ASRA** ; Arithmetic Shift Right A  
~~47~~


**TSTA** ; Test A (A) - 0x00 Set CCR  
~~97~~

The HC12 does not access memory

There is no effective address

0x1000	18
	06
	87
	47
	97

0x2000	17
	35
	02
	4A
	C7




The *Extended (EXT)* addressing mode

## Extended (EXT) Addressing Mode

Instructions which give the 16-bit address to be accessed

<b>LDAA \$2000</b>	; (\$2000) → A
<b>B6 20 00</b>	<b>Effective Address:</b> \$2000
<b>LDX \$2001</b>	; (\$2001:\$2002) → X
<b>FE 20 01</b>	<b>Effective Address:</b> \$2001
<b>STAB \$2003</b>	; (B) → \$2003
<b>7B 20 03</b>	<b>Effective Address:</b> \$2003

Effective address is specified by the two bytes following op code



The *Direct* (DIR) addressing mode

## Direct (DIR) Addressing Mode

Instructions which give 8 LSB of address (8 MSB all 0)


**LDAA \$20** ; (\$0020) → A  
**96 20**                    Effective Address: \$0020

**STX \$21** ; (X) → \$0021:\$0022  
**5E 21**                    Effective Address: \$0021

8 LSB of effective address is specified by byte following op code

0x1000	<b>96</b>
	<b>20</b>
	<b>5E</b>
	<b>21</b>

0x0020	<b>17</b>
	<b>35</b>
	<b>02</b>
	<b>4A</b>
	<b>C7</b>



The *Immediate (IMM)* addressing mode

## Immediate (IMM) Addressing Mode

Value to be used is part of instruction


~~LDAA #\$17~~ ; \$17 → A  
~~86 17~~      Effective Address: PC + 1

~~ADDA #10~~ ; (A) + \$0A → A  
~~8B 0A~~      Effective Address: PC + 1

Effective address is the address following the op code

0x1000	B6
	17
	8B
	0A

0x2000	17
	35
	02
	4A
	C7



The *Indexed* (IDX, IDX1, IDX2) addressing mode

## Indexed (IDX) Addressing Mode

Effective address is obtained from X or Y register (or SP or PC)

### Simple Forms

<b>LDAA 0,X</b>	; Use (X) as address to get value to put in A
<b>A6 00</b>	<b>Effective address: contents of X</b>
<b>ADDA 5,Y</b>	; Use (Y) + 5 as address to get value to add to
<b>AB 45</b>	<b>Effective address: contents of Y + 5</b>

### More Complicated Forms

<b>INC 2,X-</b>	; Post-decrement Indexed ; Increment the number at address (X), ; then subtract 2 from X
<b>62 3E</b>	<b>Effective address: contents of X</b>
<b>INC 4,+X</b>	; Pre-increment Indexed ; Add 4 to X ; then increment the number at address (X)
<b>62 23</b>	<b>Effective address: contents of X + 4</b>

X

EFF  
ADDR

Y

EFF  
ADDR

Different types of indexed addressing modes  
 (Note: We will not discuss indirect indexed mode)

### INDEXED ADDRESSING MODES

(Does not include indirect modes)

	Example	Effective Address	Offset	Value in X After Done	Registers To Use
Constant Offset	LDAA n,X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	LDAA -n,X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postincrement	LDAA n,X+	(X)	1 to 8	(X)+n	X, Y, SP
Preincrement	LDAA n,+X	(X)+n	1 to 8	(X)+n	X, Y, SP
Postdecrement	LDAA n,X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	LDAA n,-X	(X)-n	1 to 8	(X)-n	X, Y, SP
ACC Offset	LDAA A,X LDAA B,X LDAA D,X	(X)+(A) (X)+(B) (X)+(D)	0 to FF 0 to FF 0 to FFFF	(X)	X, Y, SP, PC

The data books list three different types of indexed modes:

- Table 4.2 of the **Core Users Guide** shows details
- **IDX:** One byte used to specify address
  - Called the postbyte
  - Tells which register to use
  - Tells whether to use autoincrement or autodecrement
  - Tells offset to use
- **IDX1:** Two bytes used to specify address
  - First byte called the postbyte
  - Second byte called the extension
  - Postbyte tells which register to use, and sign of offset
  - Extension tells size of offset
- **IDX2:** Three bytes used to specify address
  - First byte called the postbyte
  - Next two bytes called the extension
  - Postbyte tells which register to use
  - Extension tells size of offset

## Core User Guide — S12CPU15UG V1.2

**Table 4-2 Summary of Indexed Operations****5-bit constant offset indexed addressing (IDX)**

7	6	5	4	3	2	1	0
Postbyte:	rr <sup>1</sup>	0	5-bit signed offset				

Effective address = 5-bit signed offset + (X, Y, SP, or PC)

**Accumulator offset addressing (IDX)**

7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rr <sup>1</sup>	1	aa <sup>2</sup>	

Effective address = (X, Y, SP, or PC) + (A, B, or D)

**Autodecrement/autoincrement) indexed addressing (IDX)**

7	6	5	4	3	2	1	0
Postbyte:	rr <sup>1,3</sup>	1	p <sup>4</sup>	4-bit inc/dec value <sup>5</sup>			

Effective address = (X, Y, or SP) ± 1 to 8

**9-bit constant offset indexed addressing (IDX1)**

7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rr <sup>1</sup>	0	0	s <sup>6</sup>

Effective address = s:(offset extension byte) + (X, Y, SP, or PC)

**16-bit constant offset indexed addressing (IDX2)**

7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rr <sup>1</sup>	0	1	0

Effective address = (two offset extension bytes) + (X, Y, SP, or PC)

**16-bit constant offset indexed-indirect addressing ([IDX2])**

7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rr <sup>1</sup>	0	1	1

(two offset extension bytes) + (X, Y, SP, or PC) is address of pointer to effective address

**Accumulator D offset indexed-indirect addressing ([D,IDX])**

7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rr <sup>1</sup>	1	1	1

(X, Y, SP, or PC) + (D) is address of pointer to effective address

## NOTES:

1. rr selects X (00), Y (01), SP (10), or PC (11).
2. aa selects A (00), B (01), or D (10).
3. In autoincrement/decrement indexed addressing, PC is not a valid selection.
4. p selects pre- (0) or post- (1) increment/decrement.
5. Increment values range from 0000 (+1) to 0111 (+8). Decrement values range from 1111 (-1) to 1000 (-8).
6. s is the sign bit of the offset extension byte.

All indexed addressing modes use a 16-bit CPU register and additional information to create an indexed address. In most cases the indexed address is the effective address of the instruction, that is, the address of the memory location that the instruction acts on. In indexed-indirect addressing, the indexed address is the location of a value that points to the effective address.

The *Relative (REL)* addressing mode

## Relative (REL) Addressing Mode

The relative addressing mode is used only in branch and long branch instructions.

**Branch instruction:** One byte following op code specifies how far to branch

Treat the offset as a signed number; add the offset to the address following the current instruction to get the address of the instruction to branch to

**BRA    20 35**              PC + 2 + 0035 → PC

**BRA    20 C7**              PC + 2 + FF<sub>C7</sub> → PC  
                                PC + 2 - 0039 → PC

**Long branch instruction:** Two bytes following op code specifies how far to branch


Treat the offset as an unsigned number; add the offset to the address following the current instruction to get the address of the instruction to branch to

**BEQ    18 27 02 1A**       If Z = 1 then PC + 4 + 021A → PC  
                                If Z = 0 then PC + 4 → PC

When writing assembly language program, you don't have to calculate offset

You indicate what address you want to go to, and the assembler calculates the offset

\$1020                      BRA              \$1030 ; Branch to instruction at address \$1030



Summary of HCS12 addressing modes**ADDRESSING MODES**

Name	Example	Op Code	Effective Address
<b>INH Inherent</b>	<b>ABA</b>	<b>18 06</b>	<b>None</b>
<b>IMM Immediate</b>	<b>LDAA #\$35</b>	<b>86 35</b>	<b>PC + 1</b>
<b>DIR Direct</b>	<b>LDAA \$35</b>	<b>96 35</b>	<b>0x0035</b>
<b>EXT Extended</b>	<b>LDAA \$2035</b>	<b>B6 20 35</b>	<b>0x0935</b>
<b>IDX Indexed IDX1 IDX2</b>	<b>LDAA 3,X LDAA 30,X LDAA 300,X</b>	<b>A6 03 A6 E0 13 A6 E2 01 2C</b>	<b>X + 3</b>
<b>IDX Indexed Postincrement</b>	<b>LDAA 3,X+</b>	<b>A6 32</b>	<b>X (X+3 -&gt; X)</b>
<b>IDX Indexed Preincrement</b>	<b>LDAA 3,+X</b>	<b>A6 22</b>	<b>X+3 (X+3 -&gt; X)</b>
<b>IDX Indexed Postdecrement</b>	<b>LDAA 3,X-</b>	<b>A6 3D</b>	<b>X (X-3 -&gt; X)</b>
<b>IDX Indexed Predecrement</b>	<b>LDAA 3,-X</b>	<b>A6 2D</b>	<b>X-3 (X-3 -&gt; X)</b>
<b>REL Relative</b>	<b>BRA \$1050 LBRA \$1F00</b>	<b>20 23 18 20 0E CF</b>	<b>PC + 2 + Offset PC + 4 + Offset</b>

A few instructions have two effective addresses:

- **MOVB \$2000,\$3000** Move byte from address \$2000 to \$3000
- **MOVW 0,X,0,Y** Move word from address pointed to by X to address pointed to by Y

## Using X and Y as Pointers

- Registers X and Y are often used to point to data.
- To initialize pointer use

```
    ldx      #table
not
```

```
    ldx      table
```

- For example, the following loads the address of **table** (\$2000) into X; i.e., X will point to **table**:

```
    ldx      #table      ; Address of table => X
```

The following puts the first two bytes of **table** (\$0C7A) into X. X will **not** point to **table**:

```
    ldx      table      ; First two bytes of table => X
```

- To step through table, need to increment pointer after use

```
    ldaa    0,x
    inx
```

or

```
    ldaa    1,x+
```

<b>table</b>	<table border="1" style="border-collapse: collapse; width: 100px;"> <tr><td>0C</td></tr> <tr><td>7A</td></tr> <tr><td>D5</td></tr> <tr><td>00</td></tr> <tr><td>61</td></tr> <tr><td>62</td></tr> <tr><td>63</td></tr> <tr><td>64</td></tr> </table>	0C	7A	D5	00	61	62	63	64	<b>table:</b> org \$2000 dc.b 12,122,-43,0 dc.b 'a','b','c','d'
0C										
7A										
D5										
00										
61										
62										
63										
64										

Which branch instruction should you use?

**Branch if A > B**

**Is 0xFF > 0x00?**

---

If unsigned, 0xFF = 255 and 0x00 = 0,

so 0xFF > 0x00

---

If signed, 0xFF = -1 and 0x00 = 0,

so 0xFF < 0x00

---

Using unsigned numbers: BHI (checks C bit of CCR)

Using signed numbers: BGT (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit

## Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the `org` statement, which shows where the first byte of the program will go into memory.  
(E.g., `org $2000` will put the first instruction at address `$2000`.)
2. Look at the first instruction. Determine the addressing mode used.  
(E.g., `ldab #10` uses IMM mode.)
3. Look up the instruction in the **HCS12 Core Users Guide**, find the appropriate Addressing Mode, and the Object Code for that addressing mode.  
(E.g., `ldab IMM` has object code `C6 ii`.)
  - Table 5.1 of the **Core Users Guide** has a concise summary of the instructions, addressing modes, op-codes, and cycles.
4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary.  
(E.g., `ldab #10` becomes `C6 0A`.)
5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction.  
(E.g., `$2000 + 2 = $2002` will be the starting address of the next instruction.)

```
org      $2000
ldab    #10
loop:   clra
        dbne   b,loop
        swi
```

## Core User Guide — S12CPU15UG V1.2

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
LBMI rel16	Long branch if minus If N=1, then (PC)+4+rel⇒PC	REL	18 2B qq rr	OPPP (branch) OPO (no branch)	[--- --- --- ---]
LBNE rel16	Long branch if not equal to 0 If Z=0, then (PC)+4+rel⇒PC	REL	18 26 qq rr	OPPP (branch) OPO (no branch)	[--- --- --- ---]
LBPL rel16	Long branch if plus If N=0, then (PC)+4+rel⇒PC	REL	18 2A qq rr	OPPP (branch) OPO (no branch)	[--- --- --- ---]
LBRA rel16	Long branch always	REL	18 20 qq rr	OPPP	[--- --- --- ---]
LBRN rel16	Long branch never	REL	18 21 qq rr	OPO	[--- --- --- ---]
LBVC rel16	Long branch if V clear If V=0, then (PC)+4+rel⇒PC	REL	18 28 qq rr	OPPP (branch) OPO (no branch)	[--- --- --- ---]
LBVS rel16	Long branch if V set If V=1, then (PC)+4+rel⇒PC	REL	18 29 qq rr	OPPP (branch) OPO (no branch)	[--- --- --- ---]
LDAA #opr8i LDAA opr8a LDAA opr16a LDAA oprx0_xysppc LDAA oprx9_xysppc LDAA oprx16_xysppc LDAA [D,xysppc] LDAA [opr16,xysppc]	Load A (M)⇒A or imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 ii 96 dd B6 hh ll A6 xb A6 xb ff A6 xb ee ff A6 xb A6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[--- --- Δ Δ 0 ---]
LDAB #opr8i LDAB opr8a LDAB opr16a LDAB oprx0_xysppc LDAB oprx9_xysppc LDAB oprx16_xysppc LDAB [D,xysppc] LDAB [opr16,xysppc]	Load B (M)⇒B or imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 ii D6 dd F6 hh ll E6 xb E6 xb ff E6 xb ee ff E6 xb E6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[--- --- Δ Δ 0 ---]
LDD #opr16i LDD opr8a LDD opr16a LDD oprx0_xysppc LDD oprx9_xysppc LDD oprx16_xysppc LDD [D,xysppc] LDD [opr16,xysppc]	Load D (M:M+1)⇒A:B or imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC hh ll EC xb EC xb ff EC xb ee ff EC xb EC xb ee ff	PO RPF RPO RPF RPO frPP fIfrPf fIPrPf	[--- --- Δ Δ 0 ---]
LDS #opr16i LDS opr8a LDS opr16a LDS oprx0_xysppc LDS oprx9_xysppc LDS oprx16_xysppc LDS [D,xysppc] LDS [opr16,xysppc]	Load SP (M:M+1)⇒SP or imm⇒SP	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CF jj kk DF dd FF hh ll EF xb EF xb ff EF xb ee ff EF xb EF xb ee ff	PO RPF RPO RPF RPO frPP fIfrPf fIPrPf	[--- --- Δ Δ 0 ---]
LDX #opr16i LDX opr8a LDX opr16a LDX oprx0_xysppc LDX oprx9_xysppc LDX oprx16_xysppc LDX [D,xysppc] LDX [opr16,xysppc]	Load X (M:M+1)⇒X or imm⇒X	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CE jj kk DE dd FE hh ll EE xb EE xb ff EE xb ee ff EE xb EE xb ee ff	PO RPF RPO RPF RPO frPP fIfrPf fIPrPf	[--- --- Δ Δ 0 ---]
LDY #opr16i LDY opr8a LDY opr16a LDY oprx0_xysppc LDY oprx9_xysppc LDY oprx16_xysppc LDY [D,xysppc] LDY [opr16,xysppc]	Load Y (M:M+1)⇒Y or imm⇒Y	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CD jj kk DD dd FD hh ll ED xb ED xb ff ED xb ee ff ED xb ED xb ee ff	PO RPF RPO RPF RPO frPP fIfrPf fIPrPf	[--- --- Δ Δ 0 ---]

## Core User Guide — S12CPU15UG V1.2

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
BRCLR opr8a, msk8, rel8 BRCLR opr16a, msk8, rel8 BRCLR oprx0_xysppc, msk8, rel8 BRCLR oprx9_xysppc, msk8, rel8 BRCLR oprx16_xysppc, msk8, rel8	Branch if bit(s) clear; if (M)*(mask byte)=0, then (PC)+2+rel⇒PC	DIR EXT IDX IDX1 IDX2	4F dd mm rr 1F hh 11 mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	rPPP rfPPP rPPP rfPPP PrfPPP	[--- --- --- --- ---]
BRN rel8	Branch never	REL	21 rr	P	[--- --- --- --- ---]
BRSET opr8, msk8, rel8 BRSET opr16a, msk8, rel8 BRSET oprx0_xysppc, msk8, rel8 BRSET oprx9_xysppc, msk8, rel8 BRSET oprx16_xysppc, msk8, rel8	Branch if bit(s) set; if (M)*(mask byte)=0, then (PC)+2+rel⇒PC	DIR EXT IDX IDX1 IDX2	4E dd mm rr 1E hh 11 mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr	rPPP rfPPP rPPP rfPPP PrfPPP	[--- --- --- --- ---]
BSET opr8, msk8 BSET opr16a, msk8 BSET oprx0_xysppc, msk8 BSET oprx9_xysppc, msk8 BSET oprx16_xysppc, msk8	Set bit(s) in M (M)   mask byte⇒M	DIR EXT IDX IDX1 IDX2	4C dd mm 1C hh 11 mm 0C xb mm 0C xb ff mm 0C xb ee ff mm	rPwO rPwP rPwO rPwP frPwPO	[--- --- Δ Δ 0 ---]
BSR rel8	Branch to subroutine; (SP)-2⇒SP RTN <sub>H</sub> :RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub> (PC)+2+rel⇒PC	REL	07 rr	SPPP	[--- --- --- --- ---]
BVC rel8	Branch if V clear; if V=0, then (PC)+2+rel⇒PC	REL	28 rr	PPP (branch) P (no branch)	[--- --- --- --- ---]
BVS rel8	Branch if V set; if V=1, then (PC)+2+rel⇒PC	REL	29 rr	PPP (branch) P (no branch)	[--- --- --- --- ---]
CALL opr16a, page CALL oprx0_xysppc, page CALL oprx9_xysppc, page CALL oprx16_xysppc, page CALL [D,xysppc] CALL [opr16,xysppc]	Call subroutine in expanded memory (SP)-2⇒SP RTN <sub>H</sub> :RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub> (SP)-1⇒SP; (PPG)⇒M <sub>SP</sub> pg⇒PPAGE register subroutine address⇒PC	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh 11 pg 4B xb pg 4B xb ff pg 4B xb ee ff pg 4B xb 4B xb ee ff	gnSsPPP gnSsPPP gnSsPPP fgnSsPPP fIignSsPPP fIignSsPPP	[--- --- --- --- ---]
CBA	Compare A to B; (A)-(B)	INH	18 17	OO	[--- --- Δ Δ Δ Δ]
CLCSame as ANDCC #\$FE	Clear C bit	IMM	10 FE	P	[--- --- --- --- 0 ---]
CLISame as ANDCC #\$EF	Clear I bit	IMM	10 EF	P	[--- 0 --- --- ---]
CLR opr16a CLR oprx0_xysppc CLR oprx9_xysppc CLR oprx16_xysppc CLR [D,xysppc] CLR [opr16,xysppc] CLRA CLRB	Clear M; \$00⇒M  Clear A; \$00⇒A Clear B; \$00⇒B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh 11 69 xb 69 xb ff 69 xb ee ff 69 xb 69 xb ee ff 87 C7	PwO Pw PwO PwP PIfw PIPw O O	[--- --- 0 1 0 0]
CLVSame as ANDCC #\$FD	Clear V	IMM	10 FD	P	[--- --- --- 0 ---]
CMPA #opr8i CMPA opr8a CMPA opr16a CMPA oprx0_xysppc CMPA oprx9_xysppc CMPA oprx16_xysppc CMPA [D,xysppc] CMPA [opr16,xysppc]	Compare A (A)-(M) or (A)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	81 ii 91 dd B1 hh 11 A1 xb A1 xb ff A1 xb ee ff A1 xb A1 xb ee ff	P rPf rPO rPf rPO frPP fIfnPf fIPrPf	[--- --- Δ Δ Δ Δ]
CMPB #opr8i CMPB opr8a CMPB opr16a CMPB oprx0_xysppc CMPB oprx9_xysppc CMPB oprx16_xysppc CMPB [D,xysppc] CMPB [opr16,xysppc]	Compare B (B)-(M) or (B)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 ii D1 dd F1 hh 11 E1 xb E1 xb ff E1 xb ee ff E1 xb E1 xb ee ff	P rPf rPO rPf rPO frPP fIfnPf fIPrPf	[--- --- Δ Δ Δ Δ]

## Core User Guide — S12CPU15UG V1.2

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
COM opr16a COM oprx0_xysppc COM oprx9_xysppc COM oprx16_xysppc COM [D,xysppc] COM [opr16,xysppc] COMA COMB	Complement M; ( $\bar{M}$ )=\$FF-(M) $\Rightarrow$ M Complement A; ( $\bar{A}$ )=\$FF-(A) $\Rightarrow$ A Complement B; ( $\bar{B}$ )=\$FF-(B) $\Rightarrow$ B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	71 hh 11 61 xb 61 xb ff 61 xb ee ff 61 xb 61 xb ee ff	rPwO rPw rPwO frPwP fIfPrw fIPrPw	[--- --- A A 0 1]
CPD #opr16i CPD opr8a CPD opr16a CPD oprx0_xysppc CPD oprx9_xysppc CPD oprx16_xysppc CPD [D,xysppc] CPD [opr16,xysppc]	Compare D (A:B)-(M:M+1) or (A:B)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8C jj kk 9C dd BC hh 11 AC xb AC xb ff AC xb ee ff AC xb AC xb ee ff	PO RPF RPO RPF RPO fRP fIPRPF fIPRPF	[--- --- A A A A]
CPS #opr16i CPS opr8a CPS opr16a CPS oprx0_xysppc CPS oprx9_xysppc CPS oprx16_xysppc CPS [D,xysppc] CPS [opr16,xysppc]	Compare SP (SP)-(M:M+1) or (SP)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd BF hh 11 AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff	PO RPF RPO RPF RPO fRP fIPRPF fIPRPF	[--- --- A A A A]
CPX #opr16i CPX opr8a CPX opr16a CPX oprx0_xysppc CPX oprx9_xysppc CPX oprx16_xysppc CPX [D,xysppc] CPX [opr16,xysppc]	Compare X (X)-(M:M+1) or (X)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8E jj kk 9E dd BE hh 11 AE xb AE xb ff AE xb ee ff AE xb AE xb ee ff	PO RPF RPO RPF RPO fRP fIPRPF fIPRPF	[--- --- A A A A]
CPY #opr16i CPY opr8a CPY opr16a CPY oprx0_xysppc CPY oprx9_xysppc CPY oprx16_xysppc CPY [D,xysppc] CPY [opr16,xysppc]	Compare Y (Y)-(M:M+1) or (Y)-imm	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8D jj kk 9D dd BD hh 11 AD xb AD xb ff AD xb ee ff AD xb AD xb ee ff	PO RPF RPO RPF RPO fRP fIPRPF fIPRPF	[--- --- A A A A]
DAA	Decimal adjust A for BCD	INH	18 07	OFO	[--- --- A A ? A]
DBEQ abdxysp, rel9	Decrement and branch if equal to 0 (counter)-1 $\Rightarrow$ counter if (counter)=0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ]
DBNE abdxysp, rel9	Decrement and branch if not equal to 0; (counter)-1 $\Rightarrow$ counter; if (counter) $\neq$ 0, then branch	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ]
DEC opr16a DEC oprx0_xysppc DEC oprx9_xysppc DEC oprx16_xysppc DEC [D,xysppc] DEC [opr16,xysppc] DECA DECB	Decrement M; (M)-1 $\Rightarrow$ M Decrement A; (A)-1 $\Rightarrow$ A Decrement B; (B)-1 $\Rightarrow$ B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	73 hh 11 63 xb 63 xb ff 63 xb ee ff 63 xb 63 xb ee ff 43 53	rPwO rPw rPwO frPwP fIfPrw fIPrPw O O	[--- --- A A A A]
DESSame as LEAS -1,SP	Decrement SP; (SP)-1 $\Rightarrow$ SP	IDX	1B 9F	Pf	[--- --- --- --- --- ]
DEX	Decrement X; (X)-1 $\Rightarrow$ X	INH	09	O	[--- --- --- A --- ]
DEY	Decrement Y; (Y)-1 $\Rightarrow$ Y	INH	03	O	[--- --- --- A --- ]
EDIV	Extended divide, unsigned; 32 by 16 to 16-bit; (Y:D) $\Rightarrow$ Y; remainder $\Rightarrow$ D	INH	11	ffff ffff ff O	[--- --- A A A A]

**DBNE**

Decrement and Branch if Not Equal to Zero

**DBNE**

**Operation**    (counter) – 1 ⇒ counter  
 If (counter) not = 0, then (PC) + \$0003 + rel ⇒ PC

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (-256 to +255) from the address following the last byte of object code in the instruction.

**CCR****Effects**

S	X	H	I	N	Z	V	C
-	-	-	-	-	-	-	-

**Code and****CPU****Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE abdxysp, rel9	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)

Loop Primitive Postbyte (1b) Coding				
Source Form	Postbyte <sup>1</sup>	Object Code	Counter Register	Offset
DBNE A, rel9	0010 X000	04 20 rr	A	Positive
DBNE B, rel9	0010 X001	04 21 rr	B	
DBNE D, rel9	0010 X100	04 24 rr	D	
DBNE X, rel9	0010 X101	04 25 rr	X	
DBNE Y, rel9	0010 X110	04 26 rr	Y	
DBNE SP, rel9	0010 X111	04 27 rr	SP	
DBNE A, rel9	0011 X000	04 30 rr	A	Negative
DBNE B, rel9	0011 X001	04 31 rr	B	
DBNE D, rel9	0011 X100	04 34 rr	D	
DBNE X, rel9	0011 X101	04 35 rr	X	
DBNE Y, rel9	0011 X110	04 36 rr	Y	
DBNE SP, rel9	0011 X111	04 37 rr	SP	

## NOTES:

1. Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit: bit 3 is not used; bits 2:1:0 select the counter register.

## Core User Guide — S12CPU15UG V1.2

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
STY opr8a STY opr16a STY oprx0_xysppc STY oprx9_xysppc STY oprx16_xysppc STY [D,xysppc] STY [opr16,xysppc]	Store Y (Y <sub>H</sub> :Y <sub>L</sub> ) $\Rightarrow$ M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh 11 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	PW PWO PW PWO PWP PIFW PIPW	[--- --- A A 0 ---]
SUBA #opr8i SUBA opr8a SUBA opr16a SUBA oprx0_xysppc SUBA oprx9_xysppc SUBA oprx16_xysppc SUBA [D,xysppc] SUBA [opr16,xysppc]	Subtract from A (A)–(M) $\Rightarrow$ A or (A)–imm $\Rightarrow$ A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd B0 hh 11 A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	P rPf rPO rPf rPO frPP fIfPrPf fIPrPf	[--- --- A A A A A]
SUBB #opr8i SUBB opr8a SUBB opr16a SUBB oprx0_xysppc SUBB oprx9_xysppc SUBB oprx16_xysppc SUBB [D,xysppc] SUBB [opr16,xysppc]	Subtract from B (B)–(M) $\Rightarrow$ B or (B)–imm $\Rightarrow$ B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh 11 E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	P rPf rPO rPf rPO frPP fIfPrPf fIPrPf	[--- --- A A A A A]
SUBD #opr16i SUBD opr8a SUBD opr16a SUBD oprx0_xysppc SUBD oprx9_xysppc SUBD oprx16_xysppc SUBD [D,xysppc] SUBD [opr16,xysppc]	Subtract from D (A:B)–(M:M+1) $\Rightarrow$ A:B or (A:B)–imm $\Rightarrow$ A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	83 jj kk 93 dd B3 hh 11 A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	PO RPf RPO RPf RPO frPP fIfRPf fIPRPf	[--- --- A A A A A]
SWI	Software interrupt; (SP) $\rightarrow$ SP RTN <sub>H</sub> :RTN <sub>L</sub> $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> (SP) $\rightarrow$ SP; (Y <sub>H</sub> :Y <sub>L</sub> ) $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> (SP) $\rightarrow$ SP; (X <sub>H</sub> :X <sub>L</sub> ) $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> (SP) $\rightarrow$ SP; (B:A) $\Rightarrow$ M <sub>SP</sub> :M <sub>SP+1</sub> (SP) $\rightarrow$ SP; (CCR) $\Rightarrow$ M <sub>SP</sub> ; 1 $\Rightarrow$ I (SWI vector) $\Rightarrow$ PC	INH	3F	VSPSSPSSP*	[--- 1 --- --- --- ---]
*The CPU also uses VSPSSPSSP for hardware interrupts and unimplemented opcode traps.					
TAB	Transfer A to B; (A) $\Rightarrow$ B	INH	18 0E	OO	[--- --- A A 0 ---]
TAP	Transfer A to CCR; (A) $\Rightarrow$ CCR Assembled as TFA A, CCR	INH	B7 02	P	[A ↓ A A A A A A]
TBA	Transfer B to A; (B) $\Rightarrow$ A	INH	18 0F	OO	[--- --- A A 0 ---]
TBEQ abdxysp,rel9	Test and branch if equal to 0 If (counter)=0, then (PC)+2+rel $\Rightarrow$ PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ---]
TBL oprx0_xysppc	Table lookup and interpolate, 8-bit (M)+[(B) $\times$ ((M+1)–(M))] $\Rightarrow$ A	IDX	18 3D xb	ORffffP	[--- --- A A --- A]
TBNE abdxysp,rel9	Test and branch if not equal to 0 If (counter) $\neq$ 0, then (PC)+2+rel $\Rightarrow$ PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[--- --- --- --- --- ---]
TFR abcdxysp,abcdxysp	Transfer from register to register (r1) $\Rightarrow$ r2 r1 and r2 same size \$00:(r1) $\Rightarrow$ r2 r1=8-bit; r2=16-bit (r1 <sub>L</sub> ) $\Rightarrow$ r2 r1=16-bit; r2=8-bit	INH	B7 eb	P	[--- --- --- --- --- ---] or [A ↓ A A A A A A]
TPASame as TFR CCR,A	Transfer CCR to A; (CCR) $\Rightarrow$ A	INH	B7 20	P	[--- --- --- --- --- ---]

## 68HC12 Cycles

- 68HC12 works on 48 MHz clock
- A processor cycle takes 2 clock cycles – P clock is 24 MHz
- Each processor cycle takes 41.7 ns ( $1/24 \mu\text{s}$ ) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the Core Users Guide.
  - For example, LDAA using the IMM addressing mode shows one CPU cycle (of type P).
  - LDAA using the EXT addressing mode shows three CPU cycles (of type rPf).
  - Section A.27 of the Core Users Guide explains what the HCS12 is doing during each of the different types of CPU cycles.

		org \$2000 ; Inst	Mode	Cycles
000		ldab #10 ; LDAB	(IMM)	1
2000 C6 0A				
2002 87	loop:	clra ; CLRA	(INH)	1
2003 04 31 FC		dbne b,loop ; DBNE	(REL)	3
2006 3F		swi ; SWI		9

The program executes the `ldab #10` instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the `swi` instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

## Core User Guide — S12CPU15UG V1.2

**LDAB**

Load B

**LDAB**

**Operation** (M)  $\Rightarrow$  B  
 or  
 imm  $\Rightarrow$  B

Loads B with either the value in M or an immediate value.

**CCR**  
**Effects**

S	X	H	I	N	Z	V	C
-	-	-	-	$\Delta$	$\Delta$	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

**Code and**  
**CPU**  
**Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8 <i>i</i>	IMM	C6 ii	P
LDAB opr8 <i>a</i>	DIR	D6 dd	rPf
LDAB opr16 <i>a</i>	EXT	F6 hh ll	rPO
LDAB oprx0,_xysppc	IDX	E6 xb	rPf
LDAB oprx9,_xysppc	IDX1	E6 xb ff	rPO
LDAB oprx16,_xysppc	IDX2	E6 xb ee ff	fPP
LDAB [D,_xysppc]	[D,IDX]	E6 xb	fIfPf
LDAB [opr16,_xysppc]	[IDX2]	E6 xb ee ff	fIPrPf