

HC12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

HC12 Instructions

Flow Charts

Assembler Directives

- In order to write an assembly language program it is necessary to use *assembler directives*.
- These are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- All of the assembler directives can be found in [as12.html](#) on the EE 308 home page.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
equ	Give a value to a symbol	len: equ 100
org	Set starting value of location counter where code or data will go	org \$1000
dc[.size]	Allocate and initialize storage for variables. Size can be b (byte) or w (two bytes) If no size is specified, b is used	var: dc.b 2,18
ds[.size]	Allocate specified number of storage spaces. size is the same as for dc directive	table: ds.w 10
fcc	Encodes a string of ASCII characters. The first character is the delimiter. The string terminates at the next occurrence of the delimiter	table: fcc "Hello"

Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives **dc** and **ds**:

```
        org      $2000
table1: dc.b     $23,$17,$f2,$a3,$56
table2: ds.b     5
var:      dc.w     $43af
```

The as12 assembler produces a listing file (.lst) and a symbol file (.sym). Here is the listing file from the assembler:

as12, an absolute assembler for Motorola MCU's, version 1.2e

```
2000                      org      $2000
2000 23 17 f2 a3 56       table1: dc.b     $23,$17,$f2,$a3,$56
2005                      table2: ds.b     5
200A 43 af                var:      dc.w     $43af
```

And here is the symbol file:

```
table1      2000
table2      2005
var         200A
```

Note that **table1** is a name with the value of \$2000, the value of the location counter defined in the **org** directive. Five bytes of data are defined by the **dc.b** directive, so the location counter is increased from \$2000 to \$2005. **table2** is a name with the value of \$2005. Five bytes of data are set aside for **table2** by the **ds.b 5** directive. The as12 assembler initialized these five bytes of data to all zeros. **var** is a name with the value of \$200a, the first location after **table2**.

HC12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

HC12 Instructions

Flow Charts

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (**HCS12 Core Users Guide**, Sections 4.3.1, 4.3.2, and 4.3.3).

- Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

```
LDAA $2000 ; Copy contents of addr $2000 into A
STD 0,X     ; Copy contents of D to addrs X and X+1
```

- Transfer — copy contents of one register to another.

```
TBA           ; Copy B to A
TFR X,Y      ; Copy X to Y
```

- Exchange — exchange contents of two registers.

```
XGDX          ; Exchange contents of D and X
EXG A,B       ; Exchange contents of A and B
```

- Move — copy contents of one memory location to another.

```
MOVB $2000,$20A0    ; Copy byte at $2000 to $20A0
MOVW 2,X+,2,Y+      ; Copy two bytes from address held
                     ; in X to address held in Y
                     ; Add 2 to X and Y
```

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**HCS12 Core Users Guide**, Sections 4.3.4, 4.3.6 and 4.3.10).

```
ABA           ; Add B to A; results in A
SUBD $20A1    ; Subtract contents of $20A1 from D
INX           ; Increment X by 1
MUL           ; Multiply A by B; results in D
```

3. Logic and Bit Instructions — perform logical operations (**HCS12 Core Users Guide**, Sections 4.3.8, 4.3.9, 4.3.11 and 4.3.12).

- Logic Instructions

```
ANDA $2000 ; Logical AND of A with contents of $2000
NEG -2,X   ; Negate (2's comp) contents of address (X-2)
LSLA        ; Logical shift left A by 1
```

- Bit manipulate and test instructions — work with one bit of a register or memory.

```
BITA #$08      ; Check to see if Bit 3 of A is set  
BSET $0002,#$18 ; Set bits 3 and 4 of address $002
```

4. Data test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**HCS12 Core Users Guide**, Section 4.3.7).

```
TSTA          ; (A)-0 -- set flags accordingly  
CPX  #$8000   ; (X) - $8000 -- set flags accordingly
```

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**HCS12 Core Users Guide**, Sections 4.3.17 and 4.3.18).

```
JMP  L1      ; Start executing code at address label L1  
BEQ  L2      ; If Z bit set, go to label L2  
DBNE X,L3    ; Decrement X; if X not 0 then goto L3  
BRCLR $1A,#$80,L4 ; If bit 7 of addr $1A clear, go to label L4
```

6. Function Call and Interrupt Instructions — initiate or terminate a subroutine; initiate or terminate and interrupt call (**HCS12 Core Users Guide**, Sections 4.3.18, 4.3.19).

- Subroutine instructions:

```
JSR sub1     ; Jump to subroutine sub1  
RTS         ; Return from subroutine
```

- Interrupt instructions

```
SWI          ; Initiate software interrupt  
RTI          ; Return from interrupt
```

7. Load Effective Address Instructions — Put effective address into X, Y or SP (**HCS12 Core Users Guide**, Section 4.3.22).

LEAX 5,Y ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**HCS12 Core Users Guide**, Section 4.3.23).

ANDCC #\$f0 ; Clear N, Z, C and V bits of CCR
SEV ; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**HCS12 Core Users Guide**, Section 4.3.21).

PSHA ; Push contents of A onto stack
PULX ; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put HC12 into low power mode (**HCS12 Core Users Guide**, Section 4.3.24).

STOP ; Put into lowest power mode
WAI ; Put into low power mode until next interrupt

11. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**HCS12 Core Users Guide**, Sections 4.3.5, 4.3.13, 4.3.14, 4.3.15, 4.3.16).

Branch if A > B

Is 0xFF > 0x00?

If unsigned, 0xFF = 255 and 0x00 = 0,

so 0xFF > 0x00

If signed, 0xFF = -1 and 0x00 = 0,

so 0xFF < 0x00

Using unsigned numbers: BHI (checks C bit of OCR)

Using signed numbers: BGT (checks V bit of OCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit

Will the branch be taken?

LDAA #\$FF	LDAA #\$FF
CMPA #\$0	CMPA #\$0
BLO label1	BLT label2

LDX #\$C000	LDX #\$C000
CPX #\$8000	CPX #\$8000
BGT label3	BHI label4

Disassembly of an HC12 Program

- It is sometimes useful to be able to convert HC12 op codes into mnemonics.
- For example, consider the hex code:

ADDR	DATA
1000	C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

- To determine the instructions, use Table 4.5 of the HCS12 Core Users Guide.
 - If the first byte of the instruction is anything other than \$18, use Sheet 1 of 2 (Page 97). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
 - If the first byte is \$18, use Sheet 2 of 2 (Page 98), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.
 - Indexed addressing mode is fairly complicated to disassemble. You need to use Table 4.8 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
 - Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table 4.6 to determine whether it is TFR or an EXG, and to

determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.

- Loop instructions (*Decrement and Branch*, *Increment and Branch*, and *Test and Branch*) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table 4.7. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.
- Use up all the bytes for one instruction, then go on to the next instruction.

C6 05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	=> LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
18 06	=> ABA	two-byte ABA, INH addressing mode
04 35 EE	=> DBNE X,(-18)	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
3F	=> SWI	one-byte SWI, INH addressing mode



4.5 Opcode Map

00	5	10	1	20	3	30	PULX	40	NEGA	1	50	NEGB	1	60	3-6	70	NEG	4	80	1	90	3	A0	3/4/6	B0	3	C0	SUBB	1	D0	SUBB	3	E0	3/4/6	F0	3
01	5	11	11	21	1	31	3	41	1	51	1	61	3-6	71	4	81	1	91	3	A1	3/4/6	B1	3	C1	1	D1	3	E1	3/4/6	F1	3					
IH	1	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3					
02	1	12	1	22	3/1	32	3	42	1	52	1	62	3-6	72	4	82	1	92	3	A2	3/4/6	B2	3	C2	1	D2	3	E2	3/4/6	F2	3					
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3					
03	1	13	3	23	3/1	33	3	43	1	53	1	63	3-6	73	4	83	2	93	3	A3	3/4/6	B3	3	C3	2	D3	3	E3	3/4/6	F3	3					
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3					
04	3	14	1	24	3/1	34	2	44	1	54	1	64	3-6	74	4	84	1	94	3	A4	3/4/6	B4	3	C4	1	D4	3	E4	3/4/6	F4	3					
loop	RL	3	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3				
05	3/4/6	15	4/5/7	25	3/1	35	2	45	1	55	1	65	3-6	75	4	85	1	95	3	A5	3/4/6	B5	3	C5	1	D5	3	E5	3/4/6	F5	3					
JMP	JSR	1	BCS	PSHY	ROLA	ROLB	ROL	ROL	ROL	ROL	ROL	BITA	BITA	BITA	BITA	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB	BITB					
ID	2-4	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3					
06	3	16	4	26	3/1	36	2	46	1	56	1	66	3-6	76	4	86	1	96	3	A6	3/4/6	B6	3	C6	1	D6	3	E6	3/4/6	F6	3					
JMP	JSR	1	BNE	PSHA	RORA	RORB	ROR	ROR	ROR	ROR	ROR	LDAA	LDAA	LDAA	LDAA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA	LDBA					
EX	3	EX	3	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3					
07	4	17	4	27	3/1	37	2	47	1	57	1	67	3-6	77	4	87	1	97	1	A7	1	B7	1	C7	1	D7	1	E7	3/4/6	F7	3					
BSR	JSR	1	BEQ	PSHB	ASRA	ASRB	ASR	ASR	ASR	ASR	ASR	CLRA	TSTA	TSTA	NOP	TRF/EXG	CLRB	TSTB	TST	TST	TST	TST	TST	TST	TST	TST	TST	TST	TST	TST	TST	TST	TST			
RL	2	DI	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	1	IH	1	IH	2	IH	1	IH	1	IH	1	IH	1	IH	1	IH	1	IH	1	
08	1	18	-	28	3/1	38	3	48	1	58	1	68	3-6	78	4	88	1	98	3	A8	3/4/6	B8	3	C8	1	D8	3	E8	3/4/6	F8	3					
INX	IH	1	page 2	BVC	PULC	ASLA	ASLB	ASL	ASL	ASL	ASL	EORA	EORA	EORA	EORA	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB	EORB				
IH	1	-	RL	2	IH	1	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3				
09	1	19	2	29	3/1	39	2	49	1	59	1	69	2-4	79	3	89	1	99	3	A9	3/4/6	B9	3	C9	1	D9	3	E9	3/4/6	F9	3					
DEX	IH	1	LEAY	BVS	PSHC	LSRD	ASLD	CLR	CLR	CLR	CLR	ADCA	ADCA	ADCA	ADCA	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB	ADCB			
RTC	IH	1	LEAX	BPL	PULD	CALL	STAA	STAA	STAA	STAA	STAA	ORAA	ORAA	ORAA	ORAA	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB			
0A	7	1A	2	2A	3/1	3A	3	4A	7	5A	2	6A	2-4	7A	3	8A	1	9A	3	AA	3/4/6	BA	3	CA	1	DA	3	EA	3/4/6	FA	3					
RTC	IH	1	BLT	RTS	BCLR	CALL	STAA	STAA	STAA	STAA	STAA	ORAA	ORAA	ORAA	ORAA	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB	ORAB		
0B	8/11	1B	2	2B	3/1	3B	2	4B	78/10	5B	2	6B	2-4	7B	3	8B	1	9B	3	AB	3/4/6	BB	3	CB	1	DB	3	FB	3/4/6	FB	3					
RTI	IH	1	LEAS	BMI	PSHD	CALL	STAB	STAB	STAB	STAB	STAB	ADDA	ADDA	ADDA	ADDA	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB	ADDB			
0C	4/6	1C	4	2C	3/1	3C	9	4C	4	5C	2	6C	2-4	7C	3	8C	2	9C	3	AC	3/4/6	BC	3	CC	2	DC	3	EC	3/4/6	FC	3					
BSET	ID	3-5	EX	4	RL	2	SP	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3				
0D	4/6	1D	4	2D	3/1	3D	5	4D	4	5D	2	6D	2-4	7D	3	8D	2	9D	3	AD	3/4/6	BD	3	CD	2	DD	3	ED	3/4/6	FD	3					
BCLR	BCLR	4	BLT	RTS	BCLR	STY	STY	STY	STY	STY	STY	CPY	CPY	CPY	CPY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY	LDY		
0E	4-6	1E	5	2E	3/1	3E	7+6	4E	4	5E	2	6E	2-4	7E	3	8E	2	9E	3	AE	3/4/6	BE	3	CE	2	DE	3	EE	3/4/6	FE	3					
BRSET	BRSET	5	BGT	WAI	BRSET	STX	STX	STX	STX	STX	STX	CPX	CPX	CPX	CPX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX	LDX		
0F	4-6	1F	5	2F	3/1	3F	9	4F	4	5F	2	6F	2-4	7F	3	8F	2	9F	3	AF	3/4/6	BF	3	CF	2	DF	3	EF	3/4/6	FF	3					
BRCLR	BRCLR	5	BLE	SWI	BRCLR	STS	STS	STS	STS	STS	STS	CPS	CPS	CPS	CPS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS	LDS		
ID	4-6	EX	5	RL	2	IH	1	DI	4	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3					

Opcode \$04 is for one of the loop primitive instructions DBEQ, DBNE, IBNE, TBEQ, or TBNE.

Address mode abbreviations: DI — direct IH — inherent SP — special

EX — extended IM — immediate

ID — indexed RL — relative

Hex opcode → 00 5 ← Number of cycles

Mnemonic → BGND ← Address mode

Address mode → IH 1 ← Number of bytes

68

Address mode abbreviations: DI — direct IM — immediate

EX — extended RL — relative

ID — indexed
IH — inherent

IH — Inherent

Hex opcode → 00 5 ← Number of cycles

Mnemonic → BGND
Address mode → 111111 Number of bytes

Address mode → **IH** 1 ← Number of bytes

4.6 Transfer and Exchange Postbyte Encoding


Transfers									
↓ LS	MS→	0	1	2	3	4	5	6	7
0		A⇒A	B⇒A	CCR⇒A	TMP3 _L ⇒A	B⇒A	X _L ⇒A	Y _L ⇒A	SP _L ⇒A
1		A⇒B	B⇒B	CCR⇒B	TMP3 _L ⇒B	B⇒B	X _L ⇒B	Y _L ⇒B	SP _L ⇒B
2		A⇒CCR	B⇒CCR	CCR⇒CCR	TMP3 _L ⇒CCR	B⇒CCR	X _L ⇒CCR	Y _L ⇒CCR	SP _L ⇒CCR
3		sex:A⇒TMP2	sex:B⇒TMP2	sex:CCR⇒TMP2	TMP3⇒TMP2	D⇒TMP2	X⇒TMP2	Y⇒TMP2	SP⇒TMP2
4		sex:A⇒D SEX A,D	sex:B⇒D SEX B,D	sex:CCR⇒D SEX CCR,D	TMP3⇒D	D⇒D	X⇒D	Y⇒D	SP⇒D
5		sex:A⇒X SEX A,X	sex:B⇒X SEX B,X	sex:CCR⇒X SEX CCR,X	TMP3⇒X	D⇒X	X⇒X	Y⇒X	SP⇒X
6		sex:A⇒Y SEX A,Y	sex:B⇒Y SEX B,Y	sex:CCR⇒Y SEX CCR,Y	TMP3⇒Y	D⇒Y	X⇒Y	Y⇒Y	SP⇒Y
7		sex:A⇒SP SEX A,SP	sex:B⇒SP SEX B,SP	sex:CCR⇒SP SEX CCR,SP	TMP3⇒SP	D⇒SP	X⇒SP	Y⇒SP	SP⇒SP
Exchanges									
↓ LS	MS→	8	9	A	B	C	D	E	F
0		A↔A	B↔A	CCR↔A	TMP3 _L ⇒A \$00:A⇒TMP3	B⇒A A⇒B	X _L ⇒A \$00:A⇒X	Y _L ⇒A \$00:A⇒Y	SP _L ⇒A \$00:A⇒SP
1		A↔B	B↔B	CCR↔B	TMP3 _L ⇒B \$FF:B⇒TMP3	B⇒B \$FF⇒A	X _L ⇒B \$FF:B⇒X	Y _L ⇒B \$FF:B⇒Y	SP _L ⇒B \$FF:B⇒SP
2		A↔CCR	B↔CCR	CCR↔CCR	TMP3 _L ⇒CCR \$FF:CCR⇒TMP3	B⇒CCR \$FF:CCR⇒D	X _L ⇒CCR \$FF:CCR⇒X	Y _L ⇒CCR \$FF:CCR⇒Y	SP _L ⇒CCR \$FF:CCR⇒SP
3		\$00:A⇒TMP2 TMP2 _L ⇒A	\$00:B⇒TMP2 TMP2 _L ⇒B	\$00:CCR⇒TMP2 TMP2 _L ⇒CCR	TMP3⇒TMP2	D⇒TMP2	X⇒TMP2	Y⇒TMP2	SP⇒TMP2
4		\$00:A⇒D	\$00:B⇒D	\$00:CCR⇒D B⇒CCR	TMP3⇒D	D⇒D	X⇒D	Y⇒D	SP⇒D
5		\$00:A⇒X X _L ⇒A	\$00:B⇒X X _L ⇒B	\$00:CCR⇒X X _L ⇒CCR	TMP3⇒X	D⇒X	X⇒X	Y⇒X	SP⇒X
6		\$00:A⇒Y Y _L ⇒A	\$00:B⇒Y Y _L ⇒B	\$00:CCR⇒Y Y _L ⇒CCR	TMP3⇒Y	D⇒Y	X⇒Y	Y⇒Y	SP⇒Y
7		\$00:A⇒SP SP _L ⇒A	\$00:B⇒SP SP _L ⇒B	\$00:CCR⇒SP SP _L ⇒CCR	TMP3⇒SP	D⇒SP	X⇒SP	Y⇒SP	SP⇒SP

TMP2 and TMP3 registers are for factory use only.

Core User Guide — S12CPU15UG V1.2

4.7 Loop Primitive Postbyte (lb) Encoding

00	A	10	A	20	A	30	A	40	A	50	A	60	A	70	A	80	A	90	A	A0	A	B0	A
DBEQ	(+)	DBEQ	(-)	DBNE	(+)	DBNE	(-)	TBEQ	(+)	TBEQ	(-)	TBNE	(+)	TBNE	(-)	IBEQ	(+)	IBEQ	(-)	IBNE	(+)	IBNE	(-)
01	B	11	B	21	B	31	B	41	B	51	B	61	B	71	B	81	B	91	B	A1	B	B1	B
DBEQ	(+)	DBEQ	(-)	DBNE	(+)	DBNE	(-)	TBEQ	(+)	TBEQ	(-)	TBNE	(+)	TBNE	(-)	IBEQ	(+)	IBEQ	(-)	IBNE	(+)	IBNE	(-)
02	—	12	—	22	—	32	—	42	—	52	—	62	—	72	—	82	—	92	—	A2	—	B2	—
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
03	—	13	—	23	—	33	—	43	—	53	—	63	—	73	—	83	—	93	—	A3	—	B3	—
—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
04	D	14	D	24	D	34	D	44	D	54	D	64	D	74	D	84	D	94	D	A4	D	B4	D
DBEQ	(+)	DBEQ	(-)	DBNE	(+)	DBNE	(-)	TBEQ	(+)	TBEQ	(-)	TBNE	(+)	TBNE	(-)	IBEQ	(+)	IBEQ	(-)	IBNE	(+)	IBNE	(-)
05	X	15	X	25	X	35	X	45	X	55	X	65	X	75	X	85	X	95	X	A5	X	B5	X
DBEQ	(+)	DBEQ	(-)	DBNE	(+)	DBNE	(-)	TBEQ	(+)	TBEQ	(-)	TBNE	(+)	TBNE	(-)	IBEQ	(+)	IBEQ	(-)	IBNE	(+)	IBNE	(-)
06	Y	16	Y	26	Y	36	Y	46	Y	56	Y	66	Y	76	Y	86	Y	96	Y	A6	Y	B6	Y
DBEQ	(+)	DBEQ	(-)	DBNE	(+)	DBNE	(-)	TBEQ	(+)	TBEQ	(-)	TBNE	(+)	TBNE	(-)	IBEQ	(+)	IBEQ	(-)	IBNE	(+)	IBNE	(-)
07	SP	17	SP	27	SP	37	SP	47	SP	57	SP	67	SP	77	SP	87	SP	97	SP	A7	SP	B7	SP
DBEQ	(+)	DBEQ	(-)	DBNE	(+)	DBNE	(-)	TBEQ	(+)	TBEQ	(-)	TBNE	(+)	TBNE	(-)	IBEQ	(+)	IBEQ	(-)	IBNE	(+)	IBNE	(-)



4.8 Indexed Addressing Postbyte (xb) Encoding

00	0,X 5b const	10 -16,X 5b const	20 1,X+ pre-inc	30 1,X+ post-inc	40 0,Y 5b const	50 -16,Y 5b const	60 1,+Y post-inc	70 0,SP 5b const	80 -16,SP 5b const	A0 1,+SP pre-inc	B0 1,SP+ post-inc	C0 0,PC 5b const	D0 -16,PC 5b const	E0 n,X 9b const	F0 n,SP 9b const
01	11 1,X 5b const	21 -15,X 5b const	31 2,X+ pre-inc	41 1,Y 5b const	51 -15,Y 5b const	61 2,+Y post-inc	71 1,SP 5b const	81 -15,SP 5b const	A1 2,+SP pre-inc	B1 2,SP+ post-inc	C1 1,PC 5b const	D1 -15,PC 5b const	E1 n,X 9b const	F1 -n,SP 9b const	
02	12 2,X 5b const	22 -14,X 5b const	32 3,X+ pre-inc	42 2,Y 5b const	52 -14,Y 5b const	62 3,+Y post-inc	72 2,SP 5b const	82 -14,SP 5b const	A2 3,+SP pre-inc	B2 3,SP+ post-inc	C2 2,PC 5b const	D2 -14,PC 5b const	E2 n,X 16b const	F2 n,SP 16b const	
03	13 3,X 5b const	23 -13,X 5b const	33 4,X+ pre-inc	43 3,Y 5b const	53 -13,Y 5b const	63 4,+Y post-inc	73 3,SP 5b const	83 -13,SP 5b const	A3 4,+SP pre-inc	B3 4,SP+ post-inc	C3 3,PC 5b const	D3 -13,PC 16b indr	E3 [n,X] 16b indr	F3 [n,SP] 16b indr	
04	14 4,X 5b const	24 -12,X 5b const	34 5,X+ pre-inc	44 4,Y 5b const	54 -12,Y 5b const	64 5,+Y post-inc	74 4,SP 5b const	84 -12,SP 5b const	A4 5,+SP pre-inc	B4 5,SP+ post-inc	C4 4,PC 5b const	D4 -12,PC 5b const	E4 A,X A offset	F4 A,SP A offset	
05	15 5,X 5b const	25 -11,X 5b const	35 6,X+ pre-inc	45 5,Y 5b const	55 -11,Y 5b const	65 6,+Y post-inc	75 5,SP 5b const	85 -11,SP 5b const	A5 6,+SP pre-inc	B5 6,SP+ post-inc	C5 5,PC 5b const	D5 -11,PC 5b const	E5 B,X B offset	F5 B,SP B offset	
06	16 6,X 5b const	26 -10,X 5b const	36 7,X+ pre-inc	46 6,Y 5b const	56 -10,Y 5b const	66 7,+Y post-inc	76 6,SP 5b const	86 -10,SP 5b const	A6 7,+SP pre-inc	B6 7,SP+ post-inc	C6 6,PC 5b const	D6 -10,PC 5b const	E6 D,X D offset	F6 D,SP D offset	
07	17 7,X 5b const	27 -9,X 5b const	37 8,X+ pre-inc	47 7,Y 5b const	57 -9,Y 5b const	67 8,+Y post-inc	77 7,SP 5b const	87 -9,SP 5b const	A7 8,+SP pre-inc	B7 8,SP+ post-inc	C7 7,PC 5b const	D7 -9,PC 5b const	E7 [D,X] indirect	F7 [D,SP] indirect	
08	18 8,X 5b const	28 -8,X 5b const	38 8,X- pre-dec	48 8,Y 5b const	58 -8,Y 5b const	68 8,-Y post-dec	78 8,SP 5b const	88 -8,SP 5b const	A8 8,-SP pre-dec	B8 8,SP- post-dec	C8 8,PC 5b const	D8 -8,PC 5b const	E8 n,Y 9b const	F8 n,PC 9b const	
09	19 9,X 5b const	29 -7,X 5b const	39 7,X- post-dec	49 9,Y 5b const	59 -7,Y 5b const	69 7,-Y post-dec	79 9,SP 5b const	89 -7,SP 5b const	A9 7,-SP pre-dec	B9 7,SP- post-dec	C9 9,PC 5b const	D9 -7,PC 5b const	E9 -n,Y 9b const	F9 -n,PC 9b const	
0A	1A 10,X 5b const	2A -6,X 5b const	3A 6,X- post-dec	4A 10,Y 5b const	5A -6,Y 5b const	6A 6,-Y pre-dec	7A 10,SP 5b const	8A -6,SP 5b const	AA 6,-SP pre-dec	BA 6,SP- post-dec	CA 10,PC 5b const	DA -6,PC 5b const	EA n,Y 16b const	FA n,PC 16b const	
0B	1B 11,X 5b const	2B -5,X 5b const	3B 5,X- post-dec	4B 11,Y 5b const	5B -5,Y 5b const	6B 5,-Y pre-dec	7B 11,SP 5b const	8B -5,SP 5b const	AB 5,-SP pre-dec	BB 5,SP- post-dec	CB 11,PC 5b const	DB -5,PC 5b const	EB [n,Y] 16b indr	FB [n,PC] 16b indr	
0C	1C 12,X 5b const	2C -4,X 5b const	3C 4,X- post-dec	4C 12,Y 5b const	5C -4,Y 5b const	6C 4,-Y pre-dec	7C 12,SP 5b const	8C -4,SP 5b const	AC 4,-SP pre-dec	BC 4,SP- post-dec	CC 12,PC 5b const	DC -4,PC 5b const	EC A,Y A offset	FC A,PC A offset	
0D	1D 13,X 5b const	2D -3,X 5b const	3D 3,X- post-dec	4D 13,Y 5b const	5D -3,Y 5b const	6D 3,-Y pre-dec	7D 13,SP 5b const	8D -3,SP 5b const	AD 3,-SP pre-dec	BD 3,SP- post-dec	CD 13,PC 5b const	DD -3,PC 5b const	ED B,Y B offset	FD B,PC B offset	
0E	1E 14,X 5b const	2E -2,X 5b const	3E 2,X- post-dec	4E 14,Y 5b const	5E -2,Y 5b const	6E 2,-Y pre-dec	7E 14,SP 5b const	8E -2,SP 5b const	AE 2,-SP pre-dec	BE 2,SP- post-dec	CE 14,PC 5b const	DE -2,PC 5b const	EE D,Y D offset	FE D,PC D offset	
0F	1F 15,X 5b const	2F -1,X 5b const	3F 1,X- post-dec	4F 15,Y 5b const	5F -1,Y 5b const	6F 1,-Y pre-dec	7F 15,SP 5b const	8F -1,SP 5b const	AF 1,-SP pre-dec	BF 1,SP- post-dec	CF 15,PC 5b const	DF -1,PC 5b const	EF [D,Y] indirect	FF [D,PC] indirect	

Hex postbyte → 00
Type of offset → 5b const ← Source code syntax