

# HC12 Assembly Language Programming

**Programming Model**

**Addressing Modes**

**Assembler Directives**

**HC12 Instructions**

**Flow Charts**

## Assembler Directives

- In order to write an assembly language program it is necessary to use *assembler directives*.
- These are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- All of the assembler directives can be found in [as12.html](#) on the EE 308 home page.
- We will use only a few of these directives. (Note: In the following table, `[]` means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
<b>equ</b>	Give a value to a symbol	len: equ 100
<b>org</b>	Set starting value of location counter where code or data will go	org \$1000
<b>dc[.size]</b>	Allocate and initialize storage for variables. Size can be <b>b</b> (byte) or <b>w</b> (two bytes) If no size is specified, <b>b</b> is used	var: dc.b 2,18
<b>ds[.size]</b>	Allocate specified number of storage spaces. <b>size</b> is the same as for <b>dc</b> directive	table: ds.w 10
<b>fcc</b>	Encodes a string of ASCII characters. The first character is the delimiter. The string terminates at the next occurrence of the delimiter	table: fcc "Hello"

## Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives `dc` and `ds`:

```
        org      $2000
table1: dc.b     $23,$17,$f2,$a3,$56
table2: ds.b     5
var:    dc.w     $43af
```

The `as12` assembler produces a listing file (`.lst`) and a symbol file (`.sym`). Here is the listing file from the assembler:

```
as12, an absolute assembler for Motorola MCU's, version 1.2e
```

```
2000                                org      $2000
2000 23 17 f2 a3 56      table1: dc.b     $23,$17,$f2,$a3,$56
2005                                table2: ds.b     5
200A 43 af              var:    dc.w     $43af
```

And here is the symbol file:

```
table1    2000
table2    2005
var       200A
```

Note that `table1` is a name with the value of `$2000`, the value of the location counter defined in the `org` directive. Five bytes of data are defined by the `dc.b` directive, so the location counter is increased from `$2000` to `$2005`. `table2` is a name with the value of `$2005`. Five bytes of data are set aside for `table2` by the `ds.b 5` directive. The `as12` assembler initialized these five bytes of data to all zeros. `var` is a name with the value of `$200a`, the first location after `table2`.

# HC12 Assembly Language Programming

**Programming Model**

**Addressing Modes**

**Assembler Directives**

**HC12 Instructions**

**Flow Charts**

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (**HCS12 Core Users Guide**, Sections 4.3.1, 4.3.2, and 4.3.3).

- Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

```
LDAA $2000 ; Copy contents of addr $2000 into A
STD 0,X ; Copy contents of D to addrs X and X+1
```

- Transfer — copy contents of one register to another.

```
TBA ; Copy B to A
TFR X,Y ; Copy X to Y
```

- Exchange — exchange contents of two registers.

```
XGDX ; Exchange contents of D and X
EXG A,B ; Exchange contents of A and B
```

- Move — copy contents of one memory location to another.

```
MOVB $2000,$20A0 ; Copy byte at $2000 to $20A0
MOVW 2,X+,2,Y+ ; Copy two bytes from address held
; in X to address held in Y
; Add 2 to X and Y
```

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**HCS12 Core Users Guide**, Sections 4.3.4, 4.3.6 and 4.3.10).

```
ABA ; Add B to A; results in A
SUBD $20A1 ; Subtract contents of $20A1 from D
INX ; Increment X by 1
MUL ; Multiply A by B; results in D
```

3. Logic and Bit Instructions — perform logical operations (**HCS12 Core Users Guide**, Sections 4.3.8, 4.3.9, 4.3.11 and 4.3.12).

- Logic Instructions

```
AND A,$2000 ; Logical AND of A with contents of $2000
NEG -2,X ; Negate (2's comp) contents of address (X-2)
LSLA ; Logical shift left A by 1
```

- Bit manipulate and test instructions — work with one bit of a register or memory.

```
BITA #08          ; Check to see if Bit 3 of A is set
BSET $0002,#$18   ; Set bits 3 and 4 of address $002
```

4. Data test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**HCS12 Core Users Guide**, Section 4.3.7).

```
TSTA             ; (A)-0 -- set flags accordingly
CPX  #$8000      ; (X) - $8000 -- set flags accordingly
```

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**HCS12 Core Users Guide**, Sections 4.3.17 and 4.3.18).

```
JMP  L1          ; Start executing code at address label L1
BEQ  L2          ; If Z bit set, go to label L2
DBNE X,L3        ; Decrement X; if X not 0 then goto L3
BRCLR $1A,#$80,L4 ; If bit 7 of addr $1A clear, go to label L4
```

6. Function Call and Interrupt Instructions — initiate or terminate a subroutine; initiate or terminate and interrupt call (**HCS12 Core Users Guide**, Sections 4.3.18, 4.3.19).

- Subroutine instructions:

```
JSR sub1         ; Jump to subroutine sub1
RTS              ; Return from subroutine
```

- Interrupt instructions

```
SWI              ; Initiate software interrupt
RTI              ; Return from interrupt
```

7. Load Effective Address Instructions — Put effective address into X, Y or SP (**HCS12 Core Users Guide**, Section 4.3.22).

LEAX 5,Y ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**HCS12 Core Users Guide**, Section 4.3.23).

ANDCC #\$f0 ; Clear N, Z, C and V bits of CCR

SEV ; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**HCS12 Core Users Guide**, Section 4.3.21).

PSHA ; Push contents of A onto stack

PULX ; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put HC12 into low power mode (**HCS12 Core Users Guide**, Section 4.3.24).

STOP ; Put into lowest power mode

WAI ; Put into low power mode until next interrupt

11. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**HCS12 Core Users Guide**, Sections 4.3.5, 4.3.13, 4.3.14, 4.3.15, 4.3.16).



Branch if A > B

Is 0xFF > 0x00?

---

If unsigned, 0xFF = 255 and 0x00 = 0,

so 0xFF > 0x00

---

If signed, 0xFF = -1 and 0x00 = 0,

so 0xFF < 0x00

---

Using unsigned numbers: BHI (checks C bit of OCR)

Using signed numbers: BGT (checks V bit of OCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit

Will the branch be taken?

LDA	#\$FF	LDA	#\$FF
CP	#\$0	CP	#\$0
BL	label1	BL	label2

LDX	#\$C000	LDX	#\$C000
CPX	#\$8000	CPX	#\$8000
BGT	label3	BHI	label4

### Disassembly of an HC12 Program

- It is sometimes useful to be able to convert HC12 op codes into mnemonics.
- For example, consider the hex code:

```

ADDR  DATA
-----
1000  C6  05  CE  20  00  E6  01  18  06  04  35  EE  3F


```

- To determine the instructions, use Table 4.5 of the HCS12 Core Users Guide.
  - If the first byte of the instruction is anything other than \$18, use Sheet 1 of 2 (Page 97). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
  - If the first byte is \$18, use Sheet 2 of 2 (Page 98), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.
  - Indexed addressing mode is fairly complicated to disassemble. You need to use Table 4.8 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
  - Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table 4.6 to determine whether it is TFR or an EXG, and to

determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.

- Loop instructions (*Decrement and Branch*, *Increment and Branch*, and *Test and Branch*) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table 4.7. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.
- Use up all the bytes for one instruction, then go on to the next instruction.

C6	05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE	20	00 => LDX #\$2000	three-byte LDX, IMM addressing mode
E6	01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
18	06	=> ABA	two-byte ABA, INH addressing mode
04	35	EE => DBNE X,(-18)	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
3F		=> SWI	one-byte SWI, INH addressing mode




### 4.5 Opcode Map

00	5	10	1	20	3	30	3	40	1	50	1	60	3-6	70	4	80	1	90	3	A0	3/4/6	B0	3	C0	1	D0	3	E0	3/4/6	F0	3
BGND	1	ANDCC	1	BRA	1	PULX	1	NEGA	1	NEGB	1	NEG	1	NEG	1	SUBA	1	SUBA	1	SUBA	1	SUBA	1	SUBB	1	SUBB	1	SUBB	1	SUBB	1
IH	1	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
01	5	11	11	21	1	31	3	41	1	51	1	61	3-6	71	4	81	1	91	3	A1	3/4/6	B1	3	C1	1	D1	3	E1	3/4/6	F1	3
MEM	1	EDIV	1	BRN	1	PULY	1	COMA	1	COMB	1	COM	1	COM	1	CMPA	1	CMPA	1	CMPA	1	CMPA	1	CMPB	1	CMPB	1	CMPB	1	CMPB	1
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
02	1	12	1	22	3/1	32	3	42	1	52	1	62	3-6	72	4	82	1	92	3	A2	3/4/6	B2	3	C2	1	D2	3	E2	3/4/6	F2	3
IH	1	MUL	1	BH	1	PULA	1	INCA	1	INCB	1	INC	1	INC	1	SBCA	1	SBCA	1	A3	3/4/6	B3	3	C3	1	D3	3	E3	3/4/6	F3	3
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
03	1	13	3	23	3/1	33	3	43	1	53	1	63	3-6	73	4	83	2	93	3	A3	3/4/6	B3	3	C3	2	D3	3	E3	3/4/6	F3	3
DEY	1	EMUL	1	BLS	2	PULB	1	DECA	1	DECB	1	DEC	1	DEC	1	SUBD	1	SUBD	1	SUBD	1	SUBD	1	ADDD	1	ADDD	1	ADDD	1	ADDD	1
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4
04	3	14	1	24	3/1	34	2	44	1	54	1	64	3-6	74	4	84	1	94	3	A4	3/4/6	B4	3	C4	1	D4	3	E4	3/4/6	F4	3
loop	1	ORCC	1	BCC	1	PSHX	1	LSRA	1	LSRB	1	LSR	1	LSR	1	ANDA	1	ANDA	1	ANDA	1	ANDA	1	ANDB	1	ANDB	1	ANDB	1	ANDB	1
RL	3	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
05	3/4/6	15	4/5/7	25	3/1	35	2	45	1	55	1	65	3-6	75	4	85	1	95	3	A5	3/4/6	B5	3	C5	1	D5	3	E5	3/4/6	F5	3
JMP	1	JSR	1	BCS	1	PSHY	1	ROLA	1	ROLB	1	ROL	1	ROL	1	BITA	1	BITA	1	BITA	1	BITA	1	BITB	1	BITB	1	BITB	1	BITB	1
ID	2-4	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
06	3	16	4	26	3/1	36	2	46	1	56	1	66	3-6	76	4	86	1	96	3	A6	3/4/6	B6	3	C6	1	D6	3	E6	3/4/6	F6	3
JMP	1	JSR	1	BNE	1	PSHA	1	RORA	1	RORB	1	ROR	1	ROR	1	LDAA	1	LDAA	1	LDAA	1	LDAA	1	LDAB	1	LDAB	1	LDAB	1	LDAB	1
EX	3	EX	3	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
07	4	17	4	27	3/1	37	2	47	1	57	1	67	3-6	77	4	87	1	97	1	A7	1	B7	1	C7	1	D7	1	E7	3/4/6	F7	3
BSR	1	JSR	1	BEQ	1	PSHB	1	ASRA	1	ASRB	1	ASR	1	ASR	1	CLRA	1	TSTA	1	NOP	1	TFR/EXG	1	CLRB	1	TSTB	1	TST	1	TST	1
RL	2	DI	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IH	1	IH	1	IH	1	IH	2	IH	1	IH	1	IH	1	ID	2-4
08	1	18	-	28	3/1	38	3	48	1	58	1	68	3-6	78	4	88	1	98	3	A8	3/4/6	B8	3	C8	1	D8	3	E8	3/4/6	F8	3
INX	1	-	-	BVC	1	PULC	1	ASLA	1	ASLB	1	ASL	1	ASL	1	EORA	1	EORA	1	EORA	1	EORA	1	EORB	1	EORB	1	EORB	1	EORB	1
IH	1	-	-	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
09	1	19	2	29	3/1	39	2	49	1	59	1	69	2-4	79	3	89	1	99	3	A9	3/4/6	B9	3	C9	1	D9	3	E9	3/4/6	F9	3
DEX	1	LEAY	1	BVS	1	PSHC	1	LSRD	1	ASLD	1	CLR	1	CLR	1	ADCA	1	ADCA	1	ADCA	1	ADCA	1	ADCB	1	ADCB	1	ADCB	1	ADCB	1
IH	1	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
0A	7	1A	2	2A	3/1	3A	3	4A	7	5A	2	6A	2-4	7A	3	8A	1	9A	3	AA	3/4/6	BA	3	CA	1	DA	3	EA	3/4/6	FA	3
RTC	1	LEAX	1	BPL	1	PULD	1	CALL	1	STAA	1	STAA	1	STAA	1	ORAA	1	ORAA	1	ORAA	1	ORAA	1	ORAB	1	ORAB	1	ORAB	1	ORAB	1
IH	1	ID	2-4	RL	2	IH	1	EX	4	DI	2	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
0B	8/11	1B	2	2B	3/1	3B	2	4B	7/8/10	5B	2	6B	2-4	7B	3	8B	1	9B	3	AB	3/4/6	BB	3	CB	1	DB	3	EB	3/4/6	FB	3
RTI	1	LEAS	1	BMI	1	PSHD	1	CALL	1	STAB	1	STAB	1	STAB	1	ADDA	1	ADDA	1	ADDA	1	ADDA	1	ADDB	1	ADDB	1	ADDB	1	ADDB	1
IH	1	ID	2-4	RL	2	IH	1	ID	2-5	DI	2	ID	2-4	EX	3	IM	2	DI	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4
0C	4/6	1C	4	2C	3/1	3C	9	4C	4	5C	2	6C	2-4	7C	3	8C	2	9C	3	AC	3/4/6	BC	3	CC	2	DC	3	EC	3/4/6	FC	3
BSET	1	BSET	1	BGE	1	wavr	1	BSET	1	STD	1	STD	1	STD	1	CPD	1	CPD	1	CPD	1	CPD	1	LDD	1	LDD	1	LDD	1	LDD	1
ID	3-5	EX	4	RL	2	SP	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4
0D	4/6	1D	4	2D	3/1	3D	5	4D	4	5D	2	6D	2-4	7D	3	8D	2	9D	3	AD	3/4/6	BD	3	CD	2	DD	3	ED	3/4/6	FD	3
BCLR	1	BCLR	1	BLT	1	RTS	1	BCLR	1	STY	1	STY	1	STY	1	CPY	1	CPY	1	CPY	1	CPY	1	LDY	1	LDY	1	LDY	1	LDY	1
ID	3-5	EX	4	RL	2	IH	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4
0E	4-6	1E	5	2E	3/1	3E	7+6	4E	4	5E	2	6E	2-4	7E	3	8E	2	9E	3	AE	3/4/6	BE	3	CE	2	DE	3	EE	3/4/6	FE	3
BRSET	1	BRSET	1	BGT	1	WAI	1	BRSET	1	STX	1	STX	1	STX	1	CPX	1	CPX	1	CPX	1	CPX	1	LDX	1	LDX	1	LDX	1	LDX	1
ID	4-6	EX	5	RL	2	IH	1	DI	4	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4
0F	4-6	1F	5	2F	3/1	3F	9	4F	4	5F	2	6F	2-4	7F	3	8F	2	9F	3	AF	3/4/6	BF	3	CF	2	DF	3	EF	3/4/6	FF	3
BRCLR	1	BRCLR	1	BLE	1	SWI	1	BRCLR	1	STS	1	STS	1	STS	1	CPS	1	CPS	1	CPS	1	CPS	1	LDS	1	LDS	1	LDS	1	LDS	1
ID	4-6	EX	5	RL	2	IH	1	DI	4	DI	2	ID	2-4	EX	3	IM	3	DI	2	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4

Opcode \$04 is for one of the loop primitive instructions DBEQ, DBNE, IBNE, TBEO, or TBNE.  
 Address mode abbreviations: DI — direct IH — inherent SP — special  
 EX — extended IM — immediate ID — indexed RL — relative

Hex opcode → 00 5 ← Number of cycles  
 Mnemonic → BGND  
 Address mode → IH 1 ← Number of bytes



00	4	10	12	20	4	30	10	40	10	50	10	60	10	70	10	80	10	90	10	A0	10	B0	10	C0	10	D0	10	E0	10	F0	10
MOVW		IDIV		LBRA		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IM-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
01	5	11	12	21	3	31	10	41	10	51	10	61	10	71	10	81	10	91	10	A1	10	B1	10	C1	10	D1	10	E1	10	F1	10
MOVW		FDIV		LBRN		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
EX-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
02	5	12	13	22	4/3	32	10	42	10	52	10	62	10	72	10	82	10	92	10	A2	10	B2	10	C2	10	D2	10	E2	10	F2	10
MOVW		EMACS		LBHI		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
ID-ID	4	SP	4	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
03	5	13	3	23	4/3	33	10	43	10	53	10	63	10	73	10	83	10	93	10	A3	10	B3	10	C3	10	D3	10	E3	10	F3	10
MOVW		EMULS		LBLS		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IM-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
04	6	14	12	24	4/3	34	10	44	10	54	10	64	10	74	10	84	10	94	10	A4	10	B4	10	C4	10	D4	10	E4	10	F4	10
MOVW		EDIVS		LBCC		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
EX-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
05	5	15	12	25	4/3	35	10	45	10	55	10	65	10	75	10	85	10	95	10	A5	10	B5	10	C5	10	D5	10	E5	10	F5	10
MOVW		IDIVS		LBSCS		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
ID-EX	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
06	2	16	2	26	4/3	36	10	46	10	56	10	66	10	76	10	86	10	96	10	A6	10	B6	10	C6	10	D6	10	E6	10	F6	10
ABA		SBA		LBNE		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
07	3	17	2	27	4/3	37	10	47	10	57	10	67	10	77	10	87	10	97	10	A7	10	B7	10	C7	10	D7	10	E7	10	F7	10
DAA		CBA		LBEQ		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
08	4	18	4/5/7	28	4/3	38	10	48	10	58	10	68	10	78	10	88	10	98	10	A8	10	B8	10	C8	10	D8	10	E8	10	F8	10
MOVW		MAXA		LBVC		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IM-ID	4	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
09	5	19	4/5/7	29	4/3	39	10	49	10	59	10	69	10	79	10	89	10	99	10	A9	10	B9	10	C9	10	D9	10	E9	10	F9	10
MOVW		MINA		LBVS		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
EX-ID	5	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0A	5	1A	4/5/7	2A	4/3	3A	3n	4A	10	5A	10	6A	10	7A	10	8A	10	9A	10	AA	10	BA	10	CA	10	DA	10	EA	10	FA	10
MOVW		EMAXD		LBPL		REV		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
ID-ID	4	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0B	4	1B	4/5/7	2B	4/3	3B	5n/3n	4B	10	5B	10	6B	10	7B	10	8B	10	9B	10	AB	10	BB	10	CB	10	DB	10	EB	10	FB	10
MOVW		EMIND		LBMI		REVV		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IM-EX	5	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0C	6	1C	4-7	2C	4/3	3C	7n	4C	10	5C	10	6C	10	7C	10	8C	10	9C	10	AC	10	BC	10	CC	10	DC	10	EC	10	FC	10
MOVW		MAXM		LBGE		WAV		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
EX-EX	6	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0D	5	1D	4-7	2D	4/3	3D	6	4D	10	5D	10	6D	10	7D	10	8D	10	9D	10	AD	10	BD	10	CD	10	DD	10	ED	10	FD	10
MOVW		MINM		LBTL		TBL		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
ID-EX	5	ID	3-5	RL	4	ID	3	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0E	2	1E	4-7	2E	4/3	3E	8+6	4E	10	5E	10	6E	10	7E	10	8E	10	9E	10	AE	10	BE	10	CE	10	DE	10	EE	10	FE	10
TAB		EMAXM		LBGT		STOP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0F	2	1F	4-7	2F	4/3	3F	10	4F	10	5F	10	6F	10	7F	10	8F	10	9F	10	AF	10	BF	10	CF	10	DF	10	EF	10	FF	10
TBA		EMINM		LBLE		ETBL		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	EX	3-5	RL	4	ID	3	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2

Address mode abbreviations: DI — direct IM — immediate  
 EX — extended RL — relative  
 ID — indexed SP — special  
 IH — inherent

Hex opcode —> 00 5 ← Number of cycles  
 Mnemonic —> BGND ← Number of bytes  
 Address mode —> IH 1 ← Number of bytes

### 4.6 Transfer and Exchange Postbyte Encoding


Transfers									
↓ LS	MS→	0	1	2	3	4	5	6	7
0		A⇒A	B⇒A	CCR⇒A	TMP3 <sub>L</sub> ⇒A	B⇒A	X <sub>L</sub> ⇒A	Y <sub>L</sub> ⇒A	SP <sub>L</sub> ⇒A
1		A⇒B	B⇒B	CCR⇒B	TMP3 <sub>L</sub> ⇒B	B⇒B	X <sub>L</sub> ⇒B	Y <sub>L</sub> ⇒B	SP <sub>L</sub> ⇒B
2		A⇒CCR	B⇒CCR	CCR⇒CCR	TMP3 <sub>L</sub> ⇒CCR	B⇒CCR	X <sub>L</sub> ⇒CCR	Y <sub>L</sub> ⇒CCR	SP <sub>L</sub> ⇒CCR
3		sex:A⇒TMP2	sex:B⇒TMP2	sex:CCR⇒TMP2	TMP3⇒TMP2	D⇒TMP2	X⇒TMP2	Y⇒TMP2	SP⇒TMP2
4		sex:A⇒D SEX A,D	sex:B⇒D SEX B,D	sex:CCR⇒D SEX CCR,D	TMP3⇒D	D⇒D	X⇒D	Y⇒D	SP⇒D
5		sex:A⇒X SEX A,X	sex:B⇒X SEX B,X	sex:CCR⇒X SEX CCR,X	TMP3⇒X	D⇒X	X⇒X	Y⇒X	SP⇒X
6		sex:A⇒Y SEX A,Y	sex:B⇒Y SEX B,Y	sex:CCR⇒Y SEX CCR,Y	TMP3⇒Y	D⇒Y	X⇒Y	Y⇒Y	SP⇒Y
7		sex:A⇒SP SEX A,SP	sex:B⇒SP SEX B,SP	sex:CCR⇒SP SEX CCR,SP	TMP3⇒SP	D⇒SP	X⇒SP	Y⇒SP	SP⇒SP
Exchanges									
↓ LS	MS→	8	9	A	B	C	D	E	F
0		A⇔A	B⇔A	CCR⇔A	TMP3 <sub>L</sub> ⇔A \$00:A⇒TMP3	B⇒A A⇒B	X <sub>L</sub> ⇔A \$00:A⇒X	Y <sub>L</sub> ⇔A \$00:A⇒Y	SP <sub>L</sub> ⇔A \$00:A⇒SP
1		A⇔B	B⇔B	CCR⇔B	TMP3 <sub>L</sub> ⇔B \$FF:B⇒TMP3	B⇒B \$FF⇒A	X <sub>L</sub> ⇔B \$FF:B⇒X	Y <sub>L</sub> ⇔B \$FF:B⇒Y	SP <sub>L</sub> ⇔B \$FF:B⇒SP
2		A⇔CCR	B⇔CCR	CCR⇔CCR	TMP3 <sub>L</sub> ⇔CCR \$FF:CCR⇒TMP3	B⇒CCR \$FF:CCR⇒D	X <sub>L</sub> ⇔CCR \$FF:CCR⇒X	Y <sub>L</sub> ⇔CCR \$FF:CCR⇒Y	SP <sub>L</sub> ⇔CCR \$FF:CCR⇒SP
3		\$00:A⇒TMP2 TMP2 <sub>L</sub> ⇔A	\$00:B⇒TMP2 TMP2 <sub>L</sub> ⇔B	\$00:CCR⇒TMP2 TMP2 <sub>L</sub> ⇔CCR	TMP3⇔TMP2	D⇔TMP2	X⇔TMP2	Y⇔TMP2	SP⇔TMP2
4		\$00:A⇒D	\$00:B⇒D	\$00:CCR⇒D B⇒CCR	TMP3⇔D	D⇔D	X⇔D	Y⇔D	SP⇔D
5		\$00:A⇒X X <sub>L</sub> ⇔A	\$00:B⇒X X <sub>L</sub> ⇔B	\$00:CCR⇒X X <sub>L</sub> ⇔CCR	TMP3⇔X	D⇔X	X⇔X	Y⇔X	SP⇔X
6		\$00:A⇒Y Y <sub>L</sub> ⇔A	\$00:B⇒Y Y <sub>L</sub> ⇔B	\$00:CCR⇒Y Y <sub>L</sub> ⇔CCR	TMP3⇔Y	D⇔Y	X⇔Y	Y⇔Y	SP⇔Y
7		\$00:A⇒SP SP <sub>L</sub> ⇔A	\$00:B⇒SP SP <sub>L</sub> ⇔B	\$00:CCR⇒SP SP <sub>L</sub> ⇔CCR	TMP3⇔SP	D⇔SP	X⇔SP	Y⇔SP	SP⇔SP


TMP2 and TMP3 registers are for factory use only.

Core User Guide — S12CPU15UG V1.2

### 4.7 Loop Primitive Postbyte (Ib) Encoding

00	A	DBEQ (+)	10	A	DBEQ (-)	20	A	DBNE (+)	30	A	DBNE (-)	40	A	TBEQ (+)	50	A	TBEQ (-)	60	A	TBNE (+)	70	A	TBNE (-)	80	A	IBEQ (+)	90	A	IBEQ (-)	A0	A	IBNE (+)	B0	A	IBNE (-)
01	B	DBEQ (+)	11	B	DBEQ (-)	21	B	DBNE (+)	31	B	DBNE (-)	41	B	TBEQ (+)	51	B	TBEQ (-)	61	B	TBNE (+)	71	B	TBNE (-)	81	B	IBEQ (+)	91	B	IBEQ (-)	A1	B	IBNE (+)	B1	B	IBNE (-)
02		—	12		—	22		—	32		—	42		—	52		—	62		—	72		—	82		—	92		—	A2		—	B2		—
03		—	13		—	23		—	33		—	43		—	53		—	63		—	73		—	83		—	93		—	A3		—	B3		—
04	D	DBEQ (+)	14	D	DBEQ (-)	24	D	DBNE (+)	34	D	DBNE (-)	44	D	TBEQ (+)	54	D	TBEQ (-)	64	D	TBNE (+)	74	D	TBNE (-)	84	D	IBEQ (+)	94	D	IBEQ (-)	A4	D	IBNE (+)	B4	D	IBNE (-)
05	X	DBEQ (+)	15	X	DBEQ (-)	25	X	DBNE (+)	35	X	DBNE (-)	45	X	TBEQ (+)	55	X	TBEQ (-)	65	X	TBNE (+)	75	X	TBNE (-)	85	X	IBEQ (+)	95	X	IBEQ (-)	A5	X	IBNE (+)	B5	X	IBNE (-)
06	Y	DBEQ (+)	16	Y	DBEQ (-)	26	Y	DBNE (+)	36	Y	DBNE (-)	46	Y	TBEQ (+)	56	Y	TBEQ (-)	66	Y	TBNE (+)	76	Y	TBNE (-)	86	Y	IBEQ (+)	96	Y	IBEQ (-)	A6	Y	IBNE (+)	B6	Y	IBNE (-)
07	SP	DBEQ (+)	17	SP	DBEQ (-)	27	SP	DBNE (+)	37	SP	DBNE (-)	47	SP	TBEQ (+)	57	SP	TBEQ (-)	67	SP	TBNE (+)	77	SP	TBNE (-)	87	SP	IBEQ (+)	97	SP	IBEQ (-)	A7	SP	IBNE (+)	B7	SP	IBNE (-)





### 4.8 Indexed Addressing Postbyte (xb) Encoding

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,X+ post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,Y+ post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,X+ post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,Y+ post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,X+ post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,Y+ post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,X+ post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,Y+ post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indirect	F7	[D,SP] D indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,X- post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,Y- post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,X- post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,Y- post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,X- post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,Y- post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b indir	FA	n,PC 16b indir
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,X- post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,Y- post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,X- post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,Y- post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,X- post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,Y- post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,X- post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,Y- post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,X- post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,Y- post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indirect	FF	[D,PC] D indirect

