

Review for Exam 3

A/D Converter

- Power-up A/D converter (ATD1CTL2)
- Write 0x05 to ATD1CTL4 to set at fastest conversion speed and 10-bit conversions
- Write 0x85 to ATD1CTL4 to set at fastest conversion speed and 8-bit conversions
- Select number of conversions in a sequence (ATD1CTL3)
- Select type of conversion sequence and the analog channels sampled (ATD1CTL5)
 - Right/left justified
 - signed/unsigned
 - Continuous Scan vs. Single Scan
 - Multichannel vs. Single Channel conversions
- How to tell when conversion is complete - ATD1STAT0 register
- How to read results of A/D conversions - ATD1DR[7 – 0]H (8-bit left-justified conversions)
- How to read results of A/D conversions - ATD1DR[7 – 0]L (8-bit right-justified conversions)
- How to read results of A/D conversions - ATD1DR[15 – 6] (10-bit left-justified conversions)
- How to read results of A/D conversions - ATD1DR[9 – 0] (10-bit right-justified conversions)
 - Be able to convert from digital number to voltage, and from voltage to digital number (need to know V_{RH} and V_{RL}).
- How long does it take to make a conversion?

SPI

- Pins used – SCLK, MOSI, MISO, SS
- Difference of use in Master and Slave mode
- SPI0CR1 Register
 - Enable SPI
 - Master or Slave
 - Enable interrupts
 - Clock polarity
 - Clock phase
 - Automatically operate SS for single-byte transfers
 - LSB or MSB first
- SPI0CR2 Register
 - Get into bidirectional mode
 - Enable or disable the output buffer on the data pin in bidirectional mode
- SPI0BR Register — Set speed (master only)
- SPI0SR Register — SPIF and SPTEF flag - clear SPIF flag by reading SPI0SR, the read SPI0DR; clear the SPTEF flag by reading SPI0SR, the write the SPI0DR.
- SPI0DR Register — shift register – master starts transfer by writing data to SP0DR

Interfacing

- Getting into expanded mode — MODA, MODB, MDOC pins or MODE Register
- PEAR Register — enable ECLK, LSTRB, R/W on external pins
- Ports A and B in expanded mode
 - Port A – AD 15-8 (Port A is for data for high byte, even addresses)
 - Port B – AD 7-0 (Port B is for data for low byte, odd addresses)
- E clock
 - Address on AD 15-0 when E low, Data on AD 15-0 when E high
 - Need to latch address on rising edge of E clock
 - On write (output), external device latches data on signal initiated by falling edge of E
 - On read (input), HCS12 latches data on falling edge of E
 - E-clock stretch - MISC register
- R/W Line
- LSTRB line
- Single-byte and two-byte accesses
 - 16-bit access of even address – A0 low, LSTRB low – accesses even and odd bytes
 - 8-bit access of even address – A0 low, LSTRB high – accesses even byte only
 - 8-bit access of odd address – A0 high, LSTRB low – accesses odd byte only
 - A0 high and LSTRB high never occurs on external bus.
- Address Decoding – interfacing using MSI chips
- Timing – Be sure to meet setup and hold times of device receiving data
 - For a write, meet setup and hold of external device
 - For a read, meet setup and hold of HC12

- Timing — Be sure to meet address access time (length of time address needs to be on bus before external device is ready)