A Simple MC9S12 Program

• All programs and data must be placed in memory between address 0x1000 and 0x3BFF. For our programs we will put the first instruction at 0x2000, and the first data byte at 0x1000

• Consider the following program:

ldaa \$1000 ; Put contents of memory at 0x1000 into A

inca ; Add one to A

staa \$1001 ; Store the result into memory at 0x1001

swi ; End program

ullet If the first instruction is at address 0x2000, the following bytes in memory will tell the

Address	Value	Instruction
0x2000	В6	ldaa \$1000
0x2001	10	
0x2002	00	
0x2003	42	inca
0x2004	7A	staa \$1001
0x2005	10	
0x2006	01	
0x2007	3F	swi
	0x2000 0x2001 0x2002 0x2003 0x2004 0x2005 0x2006	0x2000 B6 0x2001 10 0x2002 00 0x2003 42 0x2004 7A 0x2005 10 0x2006 01

• If the contents of address 0x1000 were 0xA2, the program would put an 0xA3 into address 0x1001.

A Simple Assembly Language Program.

• It is difficult for humans to remember the numbers (op codes) for computer instructions. It is also hard for us to keep track of the addresses of numerous data values. Instead we use words called mnemonics to represent instructions, and labels to represent addresses, and let a computer programmer called an assembler to convert our program to binary numbers (machine code).

• Here is an assembly language program to implement the previous program:

```
$2000
                           ; Start program at 0x2000
prog
         equ
data
                   $1000
                           ; Data value at 0x1000
         equ
         org
                   prog
         ldaa
                   input
         inca
                   result
         staa
         swi
         org
                   data
input:
         dc.b
                   $A2
result:
         ds.b
                   1
```

- We would put this code into a file and give it a name, such as test.s. (Assembly language programs usually have the extension .s or .asm.)
- Note that equ, org, dc.b and ds.b are not instructions for the MC9S12 but are directives to the assembler which make it possible for us to write assembly language programs. The are called assembler directives or psuedo-ops. For example the psuedo-op org tells the assembler that the starting address (origin) of our program should be 0x2000.

Assembling an Assembly Language Program

- A computer program called an assembler can convert an assembly language program into machine code.
- The assembler we use in class is a freee compiler from Motorola.
- The easiest way to assemble it is to use the freeware IDE **AsmIDE**, as discussed in Lab 1 and in Huang.
- The assembler will produce a file called test.lst, which shows the machine code generated.

as12, an absolute assembler for Motorola MCU's, version 1.2h

2000 1000	prog data	equ equ	\$2000 ; Start program at 0x2000 \$1000 ; Data value at 0x1000
2000		org	prog
2000 b6 10 00 2003 42 2004 7a 10 01 2007 3f		ldaa inca staa swi	<pre>input result</pre>
1000 1000 a2 1001	input: result:	org dc.b ds.b	data \$A2 1

Executed: Fri Jan 23 09:29:33 2009 Total cycles: 23, Total bytes: 9 Total errors: 0, Total warnings: 0

• This will produce a file called test.s19 which we can load into the MC9S12.

S010000046696C653A20746573742E730AAA S10B2000B61000427A10013F02 S1041000A249 S9030000FC

• This will produce a file called test.s19 which we can load into the MC9S12.

S010000046696C653A20746573742E730AAA S10B2000B61000427A10013F02 S1041000A249 S9030000FC

- The first line of the S19 file starts with a S0: the S0 indicates that it is the first line.
- The last line of the S19 file starts with a S9: the S9 indicates that it is the last line.
- The other lines begin with a S1: the S1 indicates these lines are data to be loaded into the MC9S12 memory.
- Here is the second line (with some spaces added):

S1 0B 2000 B6 1000 42 7A 1001 3F 02

- On the second line, the S1 is followed by a OB. This tells the loader that there this line has 11 (0x0B) bytes of data follow.
- The count OB is followed by 1000. This tells the loader that the data should be put into memory starting with address 0x1000.
- The next 16 hex numbers B61000427A10013F are the 8 bytes to be loaded into memory. You should be able to find these bytes in the test.lst file.
- The last two hex numbers, 0x02, is a one byte checksum, which the loader can use to make sure the data was loaded correctly.

as12, an absolute assembler for Motorola MCU's, version 1.2h

2000 1000	prog data	equ equ	\$2000 ; Start program at 0x2000 \$1000 ; Data value at 0x1000
2000		org	prog
2000 b6 10 00 2003 42		ldaa inca	input
2004 7a 10 01 2007 3f		staa swi	result
1000 1000 a2	input:	org dc.b	data \$A2

ds.b

1

Executed: Fri Jan 23 09:29:33 2009 Total cycles: 23, Total bytes: 9 Total errors: 0, Total warnings: 0

What will program do?

1001

• ldaa input : Load contents of 0x1000 into A

(0xA2 into A)

result:

• inca : Increment A

 $(0xA2 + 1 = 0xA3 \rightarrow A)$

• staa result : Store contents of A to address 0x1001

(0xA3 -> adress 0x1001)

• swi : Software interrupt

(Return control to DBug-12 Monitor)

Simple Programs for the HCS12


A simple HCS12 program fragment

org	\$2000
ldaa	\$1000
asra	
staa	\$1001

A simple HCS12 program with assembler directives $\,$

prog: data:	equ equ	\$2000 \$1000
	org	prog
	ldaa	input
	asra	
	staa	result
	swi	
	org	data
input:	dc.b	\$07
result:	ds.b	1

HCS12 Programming Model — The registers inside the HCS12 CPU the programmer needs to know about



How the HCS12 executes a simple program

EXECUTION OF SIMPLE HC12 PROGRAM

	LDAA	\$1013	
	NEGA		
	STAA	\$1014	
0x2001 0x2002	10 13		
0x2005	10		
0x1014	5A		
	0x2001 0x2002 0x2003 0x2004 0x2005 0x2006	NEGA STAA 0x2000 B6 0x2001 10 0x2002 13 0x2003 40 0x2004 7A 0x2005 10 0x2006 14	STAA \$1014 0x2000 B6 0x2001 10 0x2002 13 0x2003 40 0x2004 7A 0x2005 10 0x2006 14 0x1013 6C

PC = 0x2000	Control unit reads B6 Control decodes B6
$PC = 0 \times 2001$	
PC = 0x2002	Control unit reads address LSB 13
	Control units tells memory to fetch
	contents of address 0x1013
	Control units tells ALU to latch value
PC = 0x2003	Control unit reads 40
	Control unit decodes 40
	Control unit tells ALU to negate ACCA
PC = 0x2004	Control unit reads 7A
	Control decodes 7A
PC = 0x2005	Control unit reads address MSB 10
$PC = 0 \times 2006$	Control unit reads address LSB 14
10 0112000	Control units fetches value of ACCA from ALU
	Control units tells memory to store value
	at address 0x1014
PC = 0x2007	

A

Things you need to know to write HCS12 assembly language programs

HC12 Assembly Language Programming

Programming Model

MC9S12 Instructions

Addressing Modes

Assembler Directives

Addressing Modes for the HCS12

- Most HCS12 instructions operate on memory
- The address of the data an instruction operates on is called the *effective address* of that instruction.
- Each instruction has information which tells the HCS12 the address of the data in memory it operates on.
- The addressing mode of the instruction tells the HCS12 how to figure out the effective address for the instruction.
- Each HCS12 instructions consists of a one or two byte *op code* which tells the HCS12 what to do and what addressing mode to use, followed, when necessary by one or more bytes which tell the HCS12 how to deterime the effective address.
 - All two-byte op codes begin with an \$18.
- For example, the LDAA instruction has 4 different op codes (86, 96, A6, B6), one for each of the 4 different addressing modes (IMM, DIR, EXT, IDX).

Core User Guide — S12CPU15UG V1.2

LDAA

Load A



Operation

 $(M) \Rightarrow A$

or

 $imm \Rightarrow A$

Loads A with either the value in M or an immediate value.

CCR Effects

S X H I N Z V C

- - - - Δ Δ 0 -

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and CPU Cycles

Address Mode	Machine Code (Hex)	CPU Cycles
IMM	86 ii	Р
DIR	96 dd	rPf
EXT	B6 hh 11	rPO
IDX	A6 xb	rPf
IDX1	A6 xb ff	rPO
IDX2	A6 xb ee ff	frPP
[D,IDX]	A6 xb	fIfrPf
[IDX2]	A6 xb ee ff	fIPrPf
	IMM DIR EXT IDX IDX1 IDX2 [D,IDX]	Mode Code (Hex)

The HCS12 has 6 addressing modes

Most of the HC12's instructions access data in memory There are several ways for the HC12 to determine which address to access

Effective Address:

Memory address used by instruction

ADDRESSING MODE:

How the HC12 calculates the effective address

HC12 ADDRESSING MODES:

INH Inherent

IMM Immediate

DIR Direct

EXT Extended

REL Relative (used only with branch instructions)

IDX Indexed (won't study indirect indexed mode)

The Inherent (INH) addressing mode

Inherent (INH) Addressing Mode

Instructions which work only with registers inside ALU

ABA ; Add B to A (A) + (B) \rightarrow A

18 06

ASRA ; Arithmetic Shift Right A

87

CLRA ; Clear A (0 -> A)

47

TSTA ; Test A (A) - 0x00 Set CCR

97

The HC12 does not access memory

There is no effective address

There is no encouve dudies.

0x1000	17	0x2000	18
	35		06
	02		87
	4A		47
	C7		97

A 62 97 B

x A2C5

The Extended (EXT) addressing mode

Extended (EXT) Addressing Mode

Instructions which give the 16-bit address to be accessed

LDAA \$1000 ; (\$1000) -> A B6 10 00 Effective Address: \$1000 LDX \$1001 ; (\$1001:\$1002) -> X FE 10 01 Effective Address: \$1001 ; (B) -> \$1003 STAB \$1003 Effective Address: 7B 10 03 \$1003

Effective address is specified by the two bytes following op code

0x1000	17	0x2000	В6	A	00	97	В
	35		10		2005]
	02		00	X	A2C5		
	4A		FE				
	C7		10				
·			01				
			7B				
			10				
			03				

The *Direct* (DIR) addressing mode

Direct (DIR) Addressing Mode

Instructions which give 8 LSB of address (8 MSB all 0)

LDAA \$20 ; (\$0020) -> A

96 20 Effective Address: \$0020

STX \$21 ; (X) -> \$0021:\$0022

5E 21 Effective Address: \$0021

8 LSB of effective address is specified by byte following op code

0x0020	4A
	73
	A 1
	2 A

F1

0x2000	96
	20
	5E
	21

A	17	97	В
x	3502		

The *Immediate* (IMM) addressing mode

Immediate (IMM) Addressing Mode

Value to be used is part of instruction

LDAA #\$17 ; \$17 -> A 86 17 Effective Address: PC + 1

ADDA #10 ; (A) + \$0A -> A 8B 0A Effective Address: PC + 1

Effective address is the address following the op code

C7

A 21 97 B

The *Indexed* (IDX, IDX1, IDX2) addressing mode

Indexed (IDX) Addressing Mode

Effective address is obtained from X or Y register (or SP or PC)

Simple Forms

IDAA 0,X
A6 00

AB 45

Contents of X

Contents of Y

Contents of Y + 5

Contents

More Complicated Forms

INC 2, X-62 3E	; Post-decrement Indexed ; Increment the number at address (X), ; then subtract 2 from X Effective address: contents of X
INC 4,+X	; Pre-increment Indexed ; Add 4 to X ; then increment the number at address (X)
62 23	Effective address: contents of X + 4
х	EFF ADDR
Y	EFF ADDR

Different types of indexed addressing modes (Note: We will not discuss indirect indexed mode)

INDEXED ADDRESSING MODES

(Does not include indirect modes)

	Example	Effective Address	Offset	Value in X After Done	Registers To Use
Constant Offset	LDAA n,X	(X)+n	0 to FFFF	(X)	X, Y, SP, PC
Constant Offset	LDAA -n,X	(X)-n	0 to FFFF	(X)	X, Y, SP, PC
Postincrement	LDAA n,X+	(X)	1 to 8	(X) +n	X, Y, SP
Preincrement	LDAA n,+X	(X)+n	1 to 8	(X) +n	X, Y, SP
Postdecrement	LDAA n,X-	(X)	1 to 8	(X)-n	X, Y, SP
Predecrement	IDAA n,-X	(X)-n	1 to 8	(X)-n	X, Y, SP
ACC Offset	IDAA A,X	(X) + (A)	0 to FF	(X)	X, Y, SP, PC
	IDAA B,X IDAA D,X	(X) + (B) (X) + (D)	0 to FF 0 to FFFF		

The data books list three different types of indexed modes:

- Table 4.2 of the Core Users Guide shows details
- IDX: One byte used to specify address
 - Called the postbyte
 - Tells which register to use
 - Tells whether to use autoincrement or autodecrement
 - Tells offset to use
- IDX1: Two bytes used to specify address
 - First byte called the postbyte
 - Second byte called the extension
 - Postbyte tells which register to use, and sign of offset
 - Extension tells size of offset
- IDX2: Three bytes used to specify address
 - First byte called the postbyte
 - Next two bytes called the extension
 - Postbyte tells which register to use
 - Extension tells size of offset

Core User Guide — S12CPU15UG V1.2

Table 4-2 Summary of Indexed Operations

5-bit constant offset indexed addressing (IDX)

	7	6	5	4	3	2	1	0
Postbyte:	rı	r ¹	0		5-bit s	igned	offset	İ
Effective address = 5-bit signed offset + (X, Y, SP, or PC)								

Accumulator offset addressing (IDX)

	7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rı	.1	1	a	a ²
Effective a	ddroce	- (Y	V QE	or D	$\gamma + \ell$	۸ R ۵	r D)	

Autodecrement/autoincrement) indexed addressing (IDX)

	7	6	5	4	3	2	1	0
Postbyte:	rr	1,3	1	p ⁴	4-b	it inc/c	lec va	lue ⁵
		/\/	~	<u> </u>	4			

Effective address = $(X, Y, or SP) \pm 1 to 8$

9-bit constant offset indexed addressing (IDX1)

	1	6	5	4	3	2	1	0	
Postbyte:	1	1	1	rr ¹		0	0	s ⁶	
						. \	/// //		٠,

Effective address = s:(offset extension byte) + (X, Y, SP, or PC)

16-bit constant offset indexed addressing (IDX2)

	7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rr	.1	0	1	0

Effective address = (two offset extension bytes) + (X, Y, SP, or PC)

16-bit constant offset indexed-indirect addressing ([IDX2])

	7	6	5	4	3	2	1	0
Postbyte:	1	1	1	rı	.1	0	1	1

(two offset extension bytes) + (X, Y, SP, or PC) is address of pointer to effective address

Accumulator D offset indexed-indirect addressing ([D,IDX])

	7	6	5	4	3	2	1	0	
Postbyte:	1	1	1	rr	1	1	1	1]

(X, Y, SP, or PC) + (D) is address of pointer to effective address

NOTES:

- 1. rr selects X (00), Y (01), SP (10), or PC (11).
- 2. aa selects A (00), B (01), or D (10).
- 3. In autoincrement/decrement indexed addressing, PC is not a valid selection.
- 4. p selects pre- (0) or post- (1) increment/decrement.
- 5. Increment values range from 0000 (+1) to 0111 (+8). Decrement values range from 1111 (-1) to 1000 (-8).
- 6. s is the sign bit of the offset extension byte.

All indexed addressing modes use a 16-bit CPU register and additional information to create an indexed address. In most cases the indexed address is the effective address of the instruction, that is, the address of the memory location that the instruction acts on. In indexed-indirect addressing, the indexed address is the location of a value that points to the effective address.

68 MOTOROLA

The Relative (REL) addressing mode

Relative (REL) Addressing Mode

The relative addressing mode is used only in branch and long branch instructions.

Branch instruction: One byte following op code specifies how far to branch

Treat the offset as a signed number; add the offset to the address following the current instruction to get the address of the instruction to branch to

BRA 20 35 PC + 2 + 0035 -> PC

BRA 20 C7 PC + 2 + FFC7 -> PC PC + 2 - 0039 -> PC

Long branch instruction: Two bytes following op code specifies how far to branch

Treat the offset as an usigned number; add the offset to the address following the current instruction to get the address of the instruction to branch to

LBEQ 18 27 02 1A If Z == 1 then PC + 4 + 021A -> PC If Z == 0 then PC + 4 -> PC

When writing assembly language program, you don't have to calculate offset

You indicate what address you want to go to, and the assembler calculates the offset

\$2020 BRA \$2030 ; Branch to instruction at address \$2030

0x2020 20 0E PC 2020

Summary of HCS12 addressing modes

ADDRESSING MODES

Na	me	Example	Op Code	Effective Address
INH	Inherent	ABA	18 06	None
IMM	Immediate	IDAA #\$35	86 35	PC + 1
DIR	Direct	IDAA \$35	96 35	0 x 0035
EXT	Extended	IDAA \$2035	B6 20 35	0x0935
IDX IDX1 IDX2	Indexed	IDAA 3,X IDAA 30,X IDAA 300,X	A6 03 A6 E0 13 A6 E2 01 2C	x + 3
IDX	Indexed Postincrement	IDAA 3,X+	A6 32	x (x+3 -> x)
IDX	Indexed Preincrement	IDAA 3,+X	A6 22	X+3 (X+3 -> X)
IDX	Indexed Postdecrement	IDAA 3,X-	A6 3D	x (x-3 -> x)
IDX	Indexed Predecrement	IDAA 3,-X	A6 2D	X-3 (X-3 -> X)
REL	Relative	BRA \$1050 IBRA \$1F00	20 23 18 20 0E CF	PC + 2 + Offset PC + 4 + Offset

A few instructions have two effective addresses:

- MOVB \$2000,\$3000 Move byte from address \$2000 to \$3000
- MOVW 0, X, 0, Y Move word from address pointed to by X to address pointed to by Y