

## 68HC12 Cycles

- Dragon12-Plus board uses a on 48 MHz clock
  - The on-board oscillator runs at 8 MHz
  - An internal phase-locked loop multiplies this by 6 to get 48 MHz
- A processor cycle takes 2 clock cycles – E clock is 24 MHz
- Each processor cycle takes 41.7 ns ( $1/24 \mu\text{s}$ ) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the S12CPUV2 Reference Manual.
  - For example, LDAA using the IMM addressing mode shows one CPU cycle (of type P).
  - LDAA using the EXT addressing mode shows three CPU cycles (of type rPO).
  - Section 6.6 of the S12CPUV2 Reference Manual explains what the HCS12 is doing during each of the different types of CPU cycles.

000		org \$2000	; Inst	Mode	Cycles
2000 C6 0A		ldab #10	; LDAB	(IMM)	1
2002 87	loop:	clra	; CLRA	(INH)	1
2003 04 31 FC		dbne b,loop	; DBNE	(REL)	3
2006 3F		swi	; SWI		9

The program executes the `ldab #10` instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the `swi` instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

Core User Guide — S12CPU15UG V1.2

# LDAB

Load B

# LDAB

**Operation** (M) ⇒ B  
or  
imm ⇒ B

Loads B with either the value in M or an immediate value.

**CCR****Effects**

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

**Code and CPU Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8i	IMM	C6 ii	P
LDAB opr8a	DIR	D6 dd	rPf
LDAB opr16a	EXT	F6 hh ll	rPO
LDAB oprx0_xysppc	IDX	E6 xb	rPf
LDAB oprx9_xysppc	IDX1	E6 xb ff	rPO
LDAB oprx16_xysppc	IDX2	E6 xb ee ff	frPP
LDAB [D,xysppc]	[D,IDX]	E6 xb	fIfrPf
LDAB [oprx16,xysppc]	[IDX2]	E6 xb ee ff	fIPrPf

# HC12 Assembly Language Programming

**Programming Model**

**Addressing Modes**

**Assembler Directives**

**HC12 Instructions**

**Flow Charts**

## Assembler Directives

- In order to write an assembly language program it is necessary to use *assembler directives*.
- These are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- All of the assembler directives can be found in [as12.html](#) on the EE 308 home page.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
<b>equ</b>	Give a value to a symbol	len: equ 100
<b>org</b>	Set starting value of location counter where code or data will go	org \$1000
<b>dc.b</b> <b>db</b> <b>fcb</b>	Allocate and initialize storage for 8-bit variables. Place the bytes in successive memory locations	var: dc.b 2,18
<b>dc.w</b> <b>dw</b> <b>fdb</b>	Allocate and initialize storage for 16-bit variables. Place the bytes in successive memory locations	var: dc.w \$ABCD
<b>ds.b</b> <b>ds</b> <b>rmb</b>	Allocate specified number of 8-bit storage spaces.	table: ds.w 10
<b>ds.w</b> <b>rmw</b>	Allocate specified number of 16-bit storage spaces.	table2: ds.w 50
<b>fcc</b>	Encodes a string of ASCII characters. The first character is the delimiter. The string terminates at the next occurrence of the delimiter	string: fcc "Hello"
<b>fill</b>	Fill memory with a given value The first value is the number of bytes to fill. The second number is the value to put into memory	init_data: fill 100,0

## Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives `dc` and `ds`:

```
                org      $2000
table1:  dc.b    $23,$17,$f2,$a3,$56
table2:  ds.b    5
var:     dc.w    $43af
```

The `as12` assembler produces a listing file (`.lst`) and a symbol file (`.sym`). Here is the listing file from the assembler:

`as12, an absolute assembler for Motorola MCU's, version 1.2e`

```
2000                                org      $2000
2000 23 17 f2 a3 56      table1: dc.b    $23,$17,$f2,$a3,$56
2005                                table2: ds.b    5
200A 43 af              var:     dc.w    $43af
```

And here is the symbol file:

```
table1    2000
table2    2005
var       200A
```

Note that `table1` is a name with the value of `$2000`, the value of the location counter defined in the `org` directive. Five bytes of data are defined by the `dc.b` directive, so the location counter is increased from `$2000` to `$2005`. `table2` is a name with the value of `$2005`. Five bytes of data are set aside for `table2` by the `ds.b 5` directive. The `as12` assembler initialized these five bytes of data to all zeros. `var` is a name with the value of `$200a`, the first location after `table2`.

# HC12 Assembly Language Programming

**Programming Model**

**Addressing Modes**

**Assembler Directives**

**HC12 Instructions**

**Flow Charts**

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (**S12CPUV2 Reference Manual**, Sections 5.3, 5.4, and 5.5).

- Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

```
LDAA $2000 ; Copy contents of addr $2000 into A
STD 0,X ; Copy contents of D to addrs X and X+1
```

- Transfer — copy contents of one register to another.

```
TBA ; Copy B to A
TFR X,Y ; Copy X to Y
```

- Exchange — exchange contents of two registers.

```
XGDX ; Exchange contents of D and X
EXG A,B ; Exchange contents of A and B
```

- Move — copy contents of one memory location to another.

```
MOVB $2000,$20A0 ; Copy byte at $2000 to $20A0
MOVW 2,X+,2,Y+ ; Copy two bytes from address held
; in X to address held in Y
; Add 2 to X and Y
```

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

```
ABA ; Add B to A; results in A
SUBD $20A1 ; Subtract contents of $20A1 from D
INX ; Increment X by 1
MUL ; Multiply A by B; results in D
```

3. Logic and Bit Instructions — perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).

- Logic Instructions

```
ANDA $2000 ; Logical AND of A with contents of $2000
EORB 2,X ; Exclusive OR B with contents of address (X+2)
```

- Clear, Complement and Negate Instructions

```
NEG -2,X ; Negate (2's comp) contents of address (X-2)
CLRA ; Clear Acc A
```



- Bit manipulate and test instructions — work with one bit of a register or memory.

```
BITA #$08          ; Check to see if Bit 3 of A is set
BSET $0002,$$18    ; Set bits 3 and 4 of address $002
```

- Shift and rotate instructions

```
LSLA              ; Logical shift left A
ASR $1000         ; Arithmetic shift right value at address $1000
```

4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

```
TSTA             ; (A)-0 -- set flags accordingly
CPX  $$8000     ; (X) - $8000 -- set flags accordingly
```

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

```
JMP L1          ; Start executing code at address label L1
BEQ L2          ; If Z bit set, go to label L2
DBNE X,L3       ; Decrement X; if X not 0 then goto L3
BRCLR $1A,$$80,L4 ; If bit 7 of addr $1A clear, go to label L4
JSR sub1        ; Jump to subroutine sub1
RTS            ; Return from subroutine
```

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

- Interrupt instructions

```
SWI             ; Initiate software interrupt
RTI            ; Return from interrupt
```

7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

ABX           ; Add (B) to (X)  
LEAX 5,Y   ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

ANDCC #\$f0   ; Clear N, Z, C and V bits of CCR  
SEV           ; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

PSHA           ; Push contents of A onto stack  
PULX           ; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put HC12 into low power mode (**S12CPUV2 Reference Manual**, Section 5.27).

STOP           ; Put into lowest power mode  
WAI           ; Put into low power mode until next interrupt

11. Null Instructions

NOP           ; No operation  
BRN           ; Branch never

12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).

Disassembly of an HC12 Program

- It is sometimes useful to be able to convert HC12 op codes into mnemonics.
- For example, consider the hex code:

```

ADDR  DATA
-----
1000  C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

```

- To determine the instructions, use Tables A.2 through A.7 of the S12CPUV2 Reference Manual.
  - If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2 (Page 395). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
  - If the first byte is \$18, use Sheet 2 of Table A.2 (Page 396), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.
  - Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
  - Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table A.5 to determine whether it is TFR or an EXG, and to determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.
  - Loop instructions (*Decrement and Branch*, *Increment and Branch*, and *Test and Branch*) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table A.6. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.
- Use up all the bytes for one instruction, then go on to the next instruction.

---

C6 05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	=> LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
18 06	=> ABA	two-byte ABA, INH addressing mode
04 35 EE	=> DBNE X,(-18)	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
3F	=> SWI	one-byte SWI, INH addressing mode

**Table A-2. CPU12 Opcode Map (Sheet 1 of 2)**

00	f5	10	1	20	3	30	3	40	1	50	1	60	3-6	70	4	80	1	90	3	A0	3-6	B0	3	C0	1	D0	3	E0	3-6	F0	3
BGND		ANDCC		BRA		PULX		NEGA		NEGB		NEG		NEG		SUBA		SUBA		SUBA		SUBA		SUBB		SUBB		SUBB		SUBB	
IH	1	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
01	5	11	11	21	1	31	3	41	1	51	1	61	3-6	71	4	81	1	91	3	A1	3-6	B1	3	C1	1	D1	3	E1	3-6	F1	3
MEM		EDIV		BRN		PULY		COMA		COMB		COM		COM		CMPA		CMPA		CMPA		CMPA		CMPB		CMPB		CMPB		CMPB	
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
02	1	12	#1	22	3/1	32	3	42	1	52	1	62	3-6	72	4	82	1	92	3	A2	3-6	B2	3	C2	1	D2	3	E2	3-6	F2	3
INY		MUL		BHI		PULA		INCA		INCB		INC		INC		SBCA		SBCA		SBCA		SBCA		SBCB		SBCB		SBCB		SBCB	
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
03	1	13	3	23	3/1	33	3	43	1	53	1	63	3-6	73	4	83	2	93	3	A3	3-6	B3	3	C3	2	D3	3	E3	3-6	F3	3
DEY		EMUL		BLS		PULB		DECA		DECB		DEC		DEC		SUBD		SUBD		SUBD		SUBD		ADDD		ADDD		ADDD		ADDD	
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3
04	3	14	#1	24	3/1	34	2	44	1	54	1	64	3-6	74	4	84	1	94	3	A4	3-6	B4	3	C4	1	D4	3	E4	3-6	F4	3
loop		ORCC		BCC		PSHX		LSRA		LSRB		LSR		LSR		ANDA		ANDA		ANDA		ANDA		ANDB		ANDB		ANDB		ANDB	
RL	3	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
05	3-6	15	4-7	25	3/1	35	2	45	1	55	1	65	3-6	75	4	85	1	95	3	A5	3-6	B5	3	C5	1	D5	3	E5	3-6	F5	3
JMP		JSR		BCS		PSHY		ROLA		ROLB		ROL		ROL		BITA		BITA		BITA		BITA		BITB		BITB		BITB		BITB	
ID	2-4	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
06	3	16	4	26	3/1	36	2	46	1	56	1	66	3-6	76	4	86	1	96	3	A6	3-6	B6	3	C6	1	D6	3	E6	3-6	F6	3
JMP		JSR		BNE		PSHA		RORA		RORB		ROR		ROR		LDAA		LDAA		LDAA		LDAA		LDAB		LDAB		LDAB		LDAB	
EX	3	EX	3	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
07	4	17	4	27	3/1	37	2	47	1	57	1	67	3-6	77	4	87	1	97	3	A7	3-6	B7	3	C7	1	D7	3	E7	3-6	F7	3
BSR		JSR		BEQ		PSHB		ASRA		ASRB		ASR		ASR		CLRA		TSTA		NOP		TFR/EXG		CLRB		TSTB		TST		TST	
RL	2	DI	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IH	1	IH	1	IH	1	IH	2	IH	1	IH	1	ID	2-4	EX	3
08	1	18	-	28	3/1	38	3	48	1	58	1	68	3-6	78	4	88	1	98	3	A8	3-6	B8	3	C8	1	D8	3	E8	3-6	F8	3
INX		Page 2		BVC		PULC		ASLA		ASLB		ASL		ASL		EORA		EORA		EORA		EORA		EORB		EORB		EORB		EORB	
IH	1	-	-	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
09	1	19	2	29	3/1	39	2	49	1	59	1	69	2-4	79	3	89	1	99	3	A9	3-6	B9	3	C9	1	D9	3	E9	3-6	F9	3
DEX		LEAY		BVS		PSHC		LSRD		ASLD		CLR		CLR		ADCA		ADCA		ADCA		ADCA		ADCB		ADCB		ADCB		ADCB	
IH	1	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
0A	#7	1A	2	2A	3/1	3A	3	4A	#7	5A	2	6A	#2-4	7A	3	8A	1	9A	3	AA	3-6	BA	3	CA	1	DA	3	EA	3-6	FA	3
RTC		LEAX		BPL		PULD		CALL		STAA		STAA		STAA		ORAA		ORAA		ORAA		ORAA		ORAB		ORAB		ORAB		ORAB	
IH	1	ID	2-4	RL	2	IH	1	EX	4	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
0B	#8	1B	2	2B	3/1	3B	2	4B	#7-10	5B	2	6B	#2-4	7B	3	8B	1	9B	3	AB	3-6	BB	3	CB	1	DB	3	EB	3-6	FB	3
RTI		LEAS		BMI		PSHD		CALL		STAB		STAB		STAB		ADDA		ADDA		ADDA		ADDA		ADDB		ADDB		ADDB		ADDB	
IH	1	ID	2-4	RL	2	IH	1	ID	2-5	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3	IM	2	DI	2	ID	2-4	EX	3
0C	4-6	1C	4	2C	3/1	3C	#+5	4C	4	5C	2	6C	#2-4	7C	3	8C	2	9C	3	AC	3-6	BC	3	CC	2	DC	3	EC	3-6	FC	3
BSET		BSET		BGE		BSET		BSET		STD		STD		STD		CPD		CPD		CPD		CPD		LDD		LDD		LDD		LDD	
ID	3-5	EX	4	RL	2	SP	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3
0D	4-6	1D	4	2D	3/1	3D	5	4D	4	5D	2	6D	#2-4	7D	3	8D	2	9D	3	AD	3-6	BD	3	CD	2	DD	3	ED	3-6	FD	3
BCLR		BCLR		BLT		RTS		BCLR		STY		STY		STY		CPY		CPY		CPY		CPY		LDY		LDY		LDY		LDY	
ID	3-5	EX	4	RL	2	IH	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3
0E	#4-6	1E	5	2E	3/1	3E	#7	4E	4	5E	2	6E	#2-4	7E	3	8E	2	9E	3	AE	3-6	BE	3	CE	2	DE	3	EE	3-6	FE	3
BRSET		BRSET		BGT		WAI		BRSET		STX		STX		STX		CPX		CPX		CPX		CPX		LDX		LDX		LDX		LDX	
ID	4-6	EX	5	RL	2	IH	1	DI	4	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3
0F	#4-6	1F	5	2F	3/1	3F	9	4F	4	5F	2	6F	#2-4	7F	3	8F	2	9F	3	AF	3-6	BF	3	CF	2	DF	3	EF	3-6	FF	3
BRCLR		BRCLR		BLE		SWI		BRCLR		STS		STS		STS		CPS		CPS		CPS		CPS		LDS		LDS		LDS		LDS	
ID	4-6	EX	5	RL	2	IH	1	DI	4	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3

**Key to Table A-2**

Opcode → 00 5 ← Number of HCS12 cycles (‡ indicates HC12 different)  
 Mnemonic → BGND  
 Address Mode → IH 1 ← Number of bytes

Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

00	MOVW	4	10	12	20	30	10	40	TRAP	10	50	TRAP	10	60	TRAP	10	70	TRAP	10	80	TRAP	10	90	TRAP	10	A0	TRAP	10	B0	TRAP	10	C0	TRAP	10	D0	TRAP	10	E0	TRAP	10	F0	TRAP	10	
01	MOVW	5	11	12	21	31	10	41	TRAP	10	51	TRAP	10	61	TRAP	10	71	TRAP	10	81	TRAP	10	91	TRAP	10	A1	TRAP	10	B1	TRAP	10	C1	TRAP	10	D1	TRAP	10	E1	TRAP	10	F1	TRAP	10	
02	MOVW	5	12	13	22	4/3	32	10	42	TRAP	10	52	TRAP	10	62	TRAP	10	72	TRAP	10	82	TRAP	10	92	TRAP	10	A2	TRAP	10	B2	TRAP	10	C2	TRAP	10	D2	TRAP	10	E2	TRAP	10	F2	TRAP	10
03	MOVW	5	13	EMULS	23	4/3	33	10	43	TRAP	10	53	TRAP	10	63	TRAP	10	73	TRAP	10	83	TRAP	10	93	TRAP	10	A3	TRAP	10	B3	TRAP	10	C3	TRAP	10	D3	TRAP	10	E3	TRAP	10	F3	TRAP	10
04	MOVW	6	14	12	24	4/3	34	10	44	TRAP	10	54	TRAP	10	64	TRAP	10	74	TRAP	10	84	TRAP	10	94	TRAP	10	A4	TRAP	10	B4	TRAP	10	C4	TRAP	10	D4	TRAP	10	E4	TRAP	10	F4	TRAP	10
05	EX-EX	6	15	12	25	4/3	35	10	45	TRAP	10	55	TRAP	10	65	TRAP	10	75	TRAP	10	85	TRAP	10	95	TRAP	10	A5	TRAP	10	B5	TRAP	10	C5	TRAP	10	D5	TRAP	10	E5	TRAP	10	F5	TRAP	10
06	MOVW	5	16	12	26	4/3	36	10	46	TRAP	10	56	TRAP	10	66	TRAP	10	76	TRAP	10	86	TRAP	10	96	TRAP	10	A6	TRAP	10	B6	TRAP	10	C6	TRAP	10	D6	TRAP	10	E6	TRAP	10	F6	TRAP	10
07	ABA	2	17	2	27	4/3	37	10	47	TRAP	10	57	TRAP	10	67	TRAP	10	77	TRAP	10	87	TRAP	10	97	TRAP	10	A7	TRAP	10	B7	TRAP	10	C7	TRAP	10	D7	TRAP	10	E7	TRAP	10	F7	TRAP	10
08	MOVW	4	18	4-7	28	4/3	38	10	48	TRAP	10	58	TRAP	10	68	TRAP	10	78	TRAP	10	88	TRAP	10	98	TRAP	10	A8	TRAP	10	B8	TRAP	10	C8	TRAP	10	D8	TRAP	10	E8	TRAP	10	F8	TRAP	10
09	MOVW	5	19	4-7	29	4/3	39	10	49	TRAP	10	59	TRAP	10	69	TRAP	10	79	TRAP	10	89	TRAP	10	99	TRAP	10	A9	TRAP	10	B9	TRAP	10	C9	TRAP	10	D9	TRAP	10	E9	TRAP	10	F9	TRAP	10
0A	MOVW	5	1A	4-7	2A	4/3	3A	13n	4A	TRAP	10	5A	TRAP	10	6A	TRAP	10	7A	TRAP	10	8A	TRAP	10	9A	TRAP	10	AA	TRAP	10	BA	TRAP	10	CA	TRAP	10	DA	TRAP	10	EA	TRAP	10	FA	TRAP	10
0B	MOVW	4	1B	4-7	2B	4/3	3B	15n/3n	4B	TRAP	10	5B	TRAP	10	6B	TRAP	10	7B	TRAP	10	8B	TRAP	10	9B	TRAP	10	AB	TRAP	10	BB	TRAP	10	CB	TRAP	10	DB	TRAP	10	EB	TRAP	10	FB	TRAP	10
0C	MOVW	6	1C	4-7	2C	4/3	3C	17B	4C	TRAP	10	5C	TRAP	10	6C	TRAP	10	7C	TRAP	10	8C	TRAP	10	9C	TRAP	10	AC	TRAP	10	BC	TRAP	10	CC	TRAP	10	DC	TRAP	10	EC	TRAP	10	FC	TRAP	10
0D	EX-EX	6	1D	4-7	2D	4/3	3D	16	4D	TRAP	10	5D	TRAP	10	6D	TRAP	10	7D	TRAP	10	8D	TRAP	10	9D	TRAP	10	AD	TRAP	10	BD	TRAP	10	CD	TRAP	10	DD	TRAP	10	ED	TRAP	10	FD	TRAP	10
0E	MOVW	5	1E	4-7	2E	4/3	3E	18	4E	TRAP	10	5E	TRAP	10	6E	TRAP	10	7E	TRAP	10	8E	TRAP	10	9E	TRAP	10	AE	TRAP	10	BE	TRAP	10	CE	TRAP	10	DE	TRAP	10	EE	TRAP	10	FE	TRAP	10
0F	TAB	2	1F	4-7	2F	4/3	3F	10	4F	TRAP	10	5F	TRAP	10	6F	TRAP	10	7F	TRAP	10	8F	TRAP	10	9F	TRAP	10	AF	TRAP	10	BF	TRAP	10	CF	TRAP	10	DF	TRAP	10	EF	TRAP	10	FF	TRAP	10
	TBA	2	1F	4-7	2F	4/3	3F	10	4F	TRAP	10	5F	TRAP	10	6F	TRAP	10	7F	TRAP	10	8F	TRAP	10	9F	TRAP	10	AF	TRAP	10	BF	TRAP	10	CF	TRAP	10	DF	TRAP	10	EF	TRAP	10	FF	TRAP	10

\* The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.


‡ Refer to instruction summary for different HC12 cycle count.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

**Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)**

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,X+ post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,Y+ post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,X+ post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,Y+ post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,X+ post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,Y+ post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,X+ post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,Y+ post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indirect	F7	[D,SP] D indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,X- post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,Y- post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,X- post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,Y- post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,X- post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,Y- post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b const	FA	n,PC 16b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,X- post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,Y- post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,X- post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,Y- post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,X- post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,Y- post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,X- post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,Y- post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,X- post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,Y- post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indirect	FF	[D,PC] D indirect

**Key to Table A-3**



**Table A-5. Transfer and Exchange Postbyte Encoding**

TRANSFERS									
↓ LS	MS⇒	0	1	2	3	4	5	6	7
0		A ⇒ A	B ⇒ A	CCR ⇒ A	TMP3 <sub>L</sub> ⇒ A	B ⇒ A	X <sub>L</sub> ⇒ A	Y <sub>L</sub> ⇒ A	SP <sub>L</sub> ⇒ A
1		A ⇒ B	B ⇒ B	CCR ⇒ B	TMP3 <sub>L</sub> ⇒ B	B ⇒ B	X <sub>L</sub> ⇒ B	Y <sub>L</sub> ⇒ B	SP <sub>L</sub> ⇒ B
2		A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 <sub>L</sub> ⇒ CCR	B ⇒ CCR	X <sub>L</sub> ⇒ CCR	Y <sub>L</sub> ⇒ CCR	SP <sub>L</sub> ⇒ CCR
3		sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4		sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D ⇒ D	X ⇒ D	Y ⇒ D	SP ⇒ D
5		sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D ⇒ X	X ⇒ X	Y ⇒ X	SP ⇒ X
6		sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D ⇒ Y	X ⇒ Y	Y ⇒ Y	SP ⇒ Y
7		sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	X ⇒ SP	Y ⇒ SP	SP ⇒ SP
EXCHANGES									
↓ LS	MS⇒	8	9	A	B	C	D	E	F
0		A ⇔ A	B ⇔ A	CCR ⇔ A	TMP3 <sub>L</sub> ⇔ A \$00:A ⇔ TMP3	B ⇒ A A ⇒ B	X <sub>L</sub> ⇒ A \$00:A ⇒ X	Y <sub>L</sub> ⇒ A \$00:A ⇒ Y	SP <sub>L</sub> ⇒ A \$00:A ⇒ SP
1		A ⇔ B	B ⇔ B	CCR ⇔ B	TMP3 <sub>L</sub> ⇔ B \$FF:B ⇒ TMP3	B ⇒ B \$FF ⇒ A	X <sub>L</sub> ⇒ B \$FF:B ⇒ X	Y <sub>L</sub> ⇒ B \$FF:B ⇒ Y	SP <sub>L</sub> ⇒ B \$FF:B ⇒ SP
2		A ⇔ CCR	B ⇔ CCR	CCR ⇔ CCR	TMP3 <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ TMP3	B ⇒ CCR \$FF:CCR ⇒ D	X <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ X	Y <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ Y	SP <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ SP
3		\$00:A ⇒ TMP2 TMP2 <sub>L</sub> ⇒ A	\$00:B ⇒ TMP2 TMP2 <sub>L</sub> ⇒ B	\$00:CCR ⇒ TMP2 TMP2 <sub>L</sub> ⇒ CCR	TMP3 ⇔ TMP2	D ⇔ TMP2	X ⇔ TMP2	Y ⇔ TMP2	SP ⇔ TMP2
4		\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR ⇒ D B ⇒ CCR	TMP3 ⇔ D	D ⇔ D	X ⇔ D	Y ⇔ D	SP ⇔ D
5		\$00:A ⇒ X X <sub>L</sub> ⇒ A	\$00:B ⇒ X X <sub>L</sub> ⇒ B	\$00:CCR ⇒ X X <sub>L</sub> ⇒ CCR	TMP3 ⇔ X	D ⇔ X	X ⇔ X	Y ⇔ X	SP ⇔ X
6		\$00:A ⇒ Y Y <sub>L</sub> ⇒ A	\$00:B ⇒ Y Y <sub>L</sub> ⇒ B	\$00:CCR ⇒ Y Y <sub>L</sub> ⇒ CCR	TMP3 ⇔ Y	D ⇔ Y	X ⇔ Y	Y ⇔ Y	SP ⇔ Y
7		\$00:A ⇒ SP SP <sub>L</sub> ⇒ A	\$00:B ⇒ SP SP <sub>L</sub> ⇒ B	\$00:CCR ⇒ SP SP <sub>L</sub> ⇒ CCR	TMP3 ⇔ SP	D ⇔ SP	X ⇔ SP	Y ⇔ SP	SP ⇔ SP


TMP2 and TMP3 registers are for factory use only.



**Table A-6. Loop Primitive Postbyte Encoding (lb)**

00	A	DBEQ (+)	10	A	DBEQ (-)	20	A	DBNE (+)	30	A	DBNE (-)	40	A	TBEQ (+)	50	A	TBEQ (-)	60	A	TBNE (+)	70	A	TBNE (-)	80	A	IBEQ (+)	90	A	IBEQ (-)	A0	A	IBNE (+)	B0	A	IBNE (-)
01	B	DBEQ (+)	11	B	DBEQ (-)	21	B	DBNE (+)	31	B	DBNE (-)	41	B	TBEQ (+)	51	B	TBEQ (-)	61	B	TBNE (+)	71	B	TBNE (-)	81	B	IBEQ (+)	91	B	IBEQ (-)	A1	B	IBNE (+)	B1	B	IBNE (-)
02		—	12		—	22		—	32		—	42		—	52		—	62		—	72		—	82		—	92		—	A2		—	B2		—
03		—	13		—	23		—	33		—	43		—	53		—	63		—	73		—	83		—	93		—	A3		—	B3		—
04	D	DBEQ (+)	14	D	DBEQ (-)	24	D	DBNE (+)	34	D	DBNE (-)	44	D	TBEQ (+)	54	D	TBEQ (-)	64	D	TBNE (+)	74	D	TBNE (-)	84	D	IBEQ (+)	94	D	IBEQ (-)	A4	D	IBNE (+)	B4	D	IBNE (-)
05	X	DBEQ (+)	15	X	DBEQ (-)	25	X	DBNE (+)	35	X	DBNE (-)	45	X	TBEQ (+)	55	X	TBEQ (-)	65	X	TBNE (+)	75	X	TBNE (-)	85	X	IBEQ (+)	95	X	IBEQ (-)	A5	X	IBNE (+)	B5	X	IBNE (-)
06	Y	DBEQ (+)	16	Y	DBEQ (-)	26	Y	DBNE (+)	36	Y	DBNE (-)	46	Y	TBEQ (+)	56	Y	TBEQ (-)	66	Y	TBNE (+)	76	Y	TBNE (-)	86	Y	IBEQ (+)	96	Y	IBEQ (-)	A6	Y	IBNE (+)	B6	Y	IBNE (-)
07	SP	DBEQ (+)	17	SP	DBEQ (-)	27	SP	DBNE (+)	37	SP	DBNE (-)	47	SP	TBEQ (+)	57	SP	TBEQ (-)	67	SP	TBNE (+)	77	SP	TBNE (-)	87	SP	IBEQ (+)	97	SP	IBEQ (-)	A7	SP	IBNE (+)	B7	SP	IBNE (-)

**Key to Table A-6**



**Table A-7. Branch/Complementary Branch**

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z + (N ⊕ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ⊕ V = 0	r<m	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z + (N ⊕ V) = 1	r>m	BGT	2E	Signed
r<m	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r<m	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned
r<m	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

For 16-bit offset long branches precede opcode with a \$18 page prebyte.