

68HC12 Cycles

- Dragon12-Plus board uses a on 48 MHz clock
 - The on-board oscillator runs at 8 MHz
 - An internal phase-locked loop multiplies this by 6 to get 48 MHz
- A processor cycle takes 2 clock cycles – E clock is 24 MHz
- Each processor cycle takes 41.7 ns ($1/24 \mu\text{s}$) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the S12CPUV2 Reference Manual.
 - For example, LDAA using the IMM addressing mode shows one CPU cycle (of type P).
 - LDAA using the EXT addressing mode shows three CPU cycles (of type rPO).
 - Section 6.6 of the S12CPUV2 Reference Manual explains what the HCS12 is doing during each of the different types of CPU cycles.

		org \$2000 ; Inst	Mode	Cycles
2000 C6 0A		ldab #10 ; LDAB (IMM)		1
2002 87	loop:	clra ; CLRA (INH)		1
2003 04 31 FC		dbne b,loop ; DBNE (REL)		3
2006 3F		swi ; SWI		9

The program executes the **ldab #10** instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the **swi** instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

Core User Guide — S12CPU15UG V1.2

LDAB

Load B

LDAB

Operation (M) \Rightarrow B
 or
 imm \Rightarrow B

Loads B with either the value in M or an immediate value.

CCR
Effects

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

Code and
CPU
Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8 <i>i</i>	IMM	C6 ii	P
LDAB opr8 <i>a</i>	DIR	D6 dd	rPf
LDAB opr16 <i>a</i>	EXT	F6 hh ll	rPO
LDAB oprx0,_xysppc	IDX	E6 xb	rPf
LDAB oprx9,_xysppc	IDX1	E6 xb ff	rPO
LDAB oprx16,_xysppc	IDX2	E6 xb ee ff	fPP
LDAB [D,_xysppc]	[D,IDX]	E6 xb	fIfPf
LDAB [opr16,_xysppc]	[IDX2]	E6 xb ee ff	fIPrPf

HC12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

HC12 Instructions

Flow Charts

Assembler Directives

- In order to write an assembly language program it is necessary to use *assembler directives*.
- These are not instructions which the HC12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- All of the assembler directives can be found in [as12.html](#) on the EE 308 home page.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
equ	Give a value to a symbol	len: equ 100
org	Set starting value of location counter where code or data will go	org \$1000
dc.b db	Allocate and initialize storage for 8-bit variables.	var: dc.b 2,18
fcb	Place the bytes in successive memory locations	
dc.w dw fdb	Allocate and initialize storage for 16-bit variables. Place the bytes in successive memory locations	var: dc.w \$ABCD
ds.b ds rmb	Allocate specified number of 8-bit storage spaces.	table: ds.w 10
ds.w rmw	Allocate specified number of 16-bit storage spaces.	table2: ds.w 50
fcc	Encodes a string of ASCII characters. The first character is the delimiter. The string terminates at the next occurrence of the delimiter	string: fcc "Hello"
fill	Fill memory with a given value The first value is the number of bytes to fill. The second number is the value to put into memory	init_data: fill 100,0

Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives `dc` and `ds`:

```
org      $2000
table1: dc.b    $23,$17,$f2,$a3,$56
table2: ds.b    5
var:     dc.w    $43af
```

The as12 assembler produces a listing file (`.lst`) and a symbol file (`.sym`). Here is the listing file from the assembler:

```
as12, an absolute assembler for Motorola MCU's, version 1.2e
```

```
2000          org      $2000
2000 23 17 f2 a3 56   table1: dc.b    $23,$17,$f2,$a3,$56
2005          table2: ds.b    5
200A 43 af       var:     dc.w    $43af
```

And here is the symbol file:

```
table1      2000
table2      2005
var         200A
```

Note that **table1** is a name with the value of \$2000, the value of the location counter defined in the **org** directive. Five bytes of data are defined by the **dc.b** directive, so the location counter is increased from \$2000 to \$2005. **table2** is a name with the value of \$2005. Five bytes of data are set aside for **table2** by the **ds.b 5** directive. The as12 assembler initialized these five bytes of data to all zeros. **var** is a name with the value of \$200a, the first location after **table2**.

HC12 Assembly Language Programming

Programming Model

Addressing Modes

Assembler Directives

HC12 Instructions

Flow Charts

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (**S12CPUV2 Reference Manual**, Sections 5.3, 5.4, and 5.5).

- Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

```
LDAA $2000 ; Copy contents of addr $2000 into A
STD 0,X     ; Copy contents of D to addrs X and X+1
```

- Transfer — copy contents of one register to another.

```
TBA           ; Copy B to A
TFR  X,Y     ; Copy X to Y
```

- Exchange — exchange contents of two registers.

```
XGDX          ; Exchange contents of D and X
EXG A,B      ; Exchange contents of A and B
```

- Move — copy contents of one memory location to another.

```
MOVB $2000,$20A0    ; Copy byte at $2000 to $20A0
MOVW 2,X+,2,Y+      ; Copy two bytes from address held
                     ; in X to address held in Y
                     ; Add 2 to X and Y
```

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

```
ABA           ; Add B to A; results in A
SUBD $20A1    ; Subtract contents of $20A1 from D
INX           ; Increment X by 1
MUL           ; Multiply A by B; results in D
```

3. Logic and Bit Instructions — perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).

- Logic Instructions

```
ANDA $2000 ; Logical AND of A with contents of $2000
EORB 2,X   ; Exclusive OR B with contents of address (X+2)
```

- Clear, Complement and Negate Instructions

```
NEG -2,X   ; Negate (2's comp) contents of address (X-2)
CLRA       ; Clear Acc A
```

- Bit manipulate and test instructions — work with one bit of a register or memory.

```
BITA #$08      ; Check to see if Bit 3 of A is set
BSET $0002,#$18 ; Set bits 3 and 4 of address $002
```

- Shift and rotate instructions

```
LSLA           ; Logical shift left A
ASR  $1000      ; Arithmetic shift right value at address $1000
```

4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

```
TSTA          ; (A)-0 -- set flags accordingly
CPX   #$8000    ; (X) - $8000 -- set flags accordingly
```

5. Jump and Branch Instructions — Change flow of program (e.g., goto, if-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

```
JMP  L1        ; Start executing code at address label L1
BEQ  L2        ; If Z bit set, go to label L2
DBNE X,L3      ; Decrement X; if X not 0 then goto L3
BRCLR $1A,#$80,L4 ; If bit 7 of addr $1A clear, go to label L4
JSR  sub1       ; Jump to subroutine sub1
RTS            ; Return from subroutine
```

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

- Interrupt instructions

```
SWI           ; Initiate software interrupt
RTI           ; Return from interrupt
```

7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

```
ABX      ; Add (B) to (X)
LEAX 5,Y ; Put address (Y) + 5 into X
```

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

```
ANDCC #$f0 ; Clear N, Z, C and V bits of CCR
SEV      ; Set V bit of CCR
```

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

```
PSHA      ; Push contents of A onto stack
PULX      ; Pull two top bytes of stack, put into X
```

10. Stop and Wait Instructions — put HC12 into low power mode (**S12CPUV2 Reference Manual**, Section 5.27).

```
STOP      ; Put into lowest power mode
WAI       ; Put into low power mode until next interrupt
```

11. Null Instructions

```
NOP      ; No operation
BRN      ; Branch never
```

12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).

Disassembly of an HC12 Program

- It is sometimes useful to be able to convert HC12 op codes into mnemonics.
- For example, consider the hex code:

ADDR	DATA
1000	C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

- To determine the instructions, use Tables A.2 through A.7 of the S12CPUV2 Reference Manual.
 - If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2 (Page 395). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
 - If the first byte is \$18, use Sheet 2 of Table A.2 (Page 396), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.
 - Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
 - Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table A.5 to determine whether it is TFR or an EXG, and to determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.
 - Loop instructions (*Decrement and Branch*, *Increment and Branch*, and *Test and Branch*) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table A.6. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.
- Use up all the bytes for one instruction, then go on to the next instruction.

C6 05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	=> LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
18 06	=> ABA	two-byte ABA, INH addressing mode
04 35 EE	=> DBNE X,(-18)	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
3F	=> SWI	one-byte SWI, INH addressing mode

Table A-2. CPU12 Opcode Map (Sheet 1 of 2)

00	15	10	1	20	3	30	3	40	1	50	1	60	3-6	70	4	80	1	90	3	A0	3-6	B0	3	C0	1	D0	3	E0	3-6	F0	3					
	BGND	1	ANDCC		BRA	PULX	NEGA		NEGB	NEG		SUBA	SUBA		SUBA	SUBA		SUBA	SUBA		SUBB	SUBB		SUBB	1	D0	SUBB	3	E0	3-6	F0	SUBB				
IH	1	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F1	EX	3				
01	5	11	11	21	1	31	3	41	1	51	1	61	3-6	71	4	81	1	91	3	A1	3-6	B1	3	C1	1	D1	3	E1	3-6	F1	3					
MEM	EDIV			BRN	PULY	COMA	COMB		COM	COM		CMPA	CMPA		CMPA	CMPA		CMPB	CMPB		CMPB	CMPB		CMPB	2	DI	2	EX	3	IM	2	DI	2	EX	3	
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F1	EX	3				
02	1	12	#1	22	3/1	32	3	42	1	52	1	62	3-6	72	4	82	1	92	3	A2	3-6	B2	3	C2	1	D2	3	E2	3-6	F2	3					
INY	MUL			BHI	PULA	INCA	INC		INC	INC		SBCA	SBCA		SBCA	SBCA		SBCB	SBCB		SBCB	SBCB		SBCB	2	DI	2	EX	3	IM	2	DI	2	EX	3	
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F1	EX	3				
03	1	13	3	23	3/1	33	3	43	1	53	1	63	3-6	73	4	83	2	93	3	A3	3-6	B3	3	C3	2	D3	3	E3	3-6	F3	3					
DEY	EMUL			BLS	PULB	DECA	DEC		DEC	DEC		SUBD	SUBD		SUBD	SUBD		SUBD	SUBD		SUBD	SUBD		SUBD	ADDD											
IH	1	IH	1	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	EX	3	IM	3	DI	2	EX	3	ED	3-6	F1	EX	3				
04	3	14	loop	ORCC	BCC	PSHX	LSRA		LSR	LSR		ANDA	ANDA		ANDA	ANDA		ANDA	ANDA		ANDA	ANDA		ANDA	1	D4	3	E4	3-6	F4	3					
RL	3	IM	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F4	EX	3				
05	3-6	15	47	25	3/1	35	2	45	1	55	1	65	3-6	75	4	85	1	95	3	A5	3-6	B5	3	C5	1	D5	3	E5	3-6	F5	3					
JMP	JSR			BCS	PSHY	ROLA	ROL		ROL	ROL		BITA	BITA		BITA	BITA		BITA	BITA		BITA	BITA		BITA	BITB											
ID	2-4	DI	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F5	EX	3				
06	3	16	4	26	3/1	36	2	46	1	56	1	66	3-6	76	4	86	1	96	3	A6	3-6	B6	3	C6	1	D6	3	E6	3-6	F6	3					
JMP	JSR			BNE	PSHA	RORA	ROR		ROR	ROR		LDAA	LDAA		LDAA	LDAA		LDAA	LDAA		LDAA	LDAA		LDAA	LDBA											
EX	3	EX	3	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F6	EX	3				
07	4	17	4	27	3/1	37	2	47	1	57	1	67	3-6	77	4	87	1	97	1	A7	1	B7	1	C7	1	D7	1	E7	3-6	F7	3					
BSR	JSR			PSSB	ASRA	ASRA	ASR		ASR	ASR		CLRA	CLRA		CLRA	CLRA		TSTA	TSTA		NOP	TFR/EXG		CLRB	TSTB											
RL	2	DI	2	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	IH	1	IH	1	IH	1	IH	1	IH	1	ID	2-4	EX	3	ED	3-6	F7	EX	3
08	1	18	Page 2	-	BVC	PULC	ASLA	ASLB		ASLB	ASL		ASL	ASL		ASL	ASR		EORA	EORA		EORA	EORB		EORB											
INX	IH	1	-	-	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F8	EX	3			
09	1	19	2	29	3/1	39	2	49	1	59	1	69	3-6	79	3	89	1	99	3	A9	3-6	B9	3	C9	1	D9	3	E9	3-6	F9	3					
DEX	LEAY			BVS	PSHC	LSRD	ASLD		ASLD	CLR		ADCA	ADCA		ADCA	ADCA		ADCB	ADCB		ADCB	ADCB		ADCB												
IH	1	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F9	EX	3				
0A	7	17	2	2A	3/1	3A	3	4A	#7	5A	2	6A	3-6	7A	3	8A	1	9A	3	AA	3-6	BA	3	CA	1	DA	3	EA	3-6	FA	3					
RTC	LEAX			BPL	PULD	CALL	CALL		CALL	STAA		ORAA	ORAA		ORAA	ORAA		ORAB	ORAB		ORAB	ORAB		ORAB												
IH	1	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F9	EX	3				
0B	18	1B	2	2B	3/1	3B	2	4B	#7-10	5B	2	6B	3-6	7B	3	8B	1	9B	3	AB	3-6	BB	3	CB	1	DB	3	EB	3-6	FB	3					
RTI	LEAS			BMI	PSHD	CALL	STAB		STAB	STAB		ADDA	ADDA		ADDA	ADDA		ADDB	ADDB		ADDB	ADDB		ADDB												
IH	1	ID	2-4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	2	DI	2	EX	3	IM	2	DI	2	EX	3	ED	3-6	F9	EX	3				
0C	4-6	1C	4	2C	3/1	3C	4	4C	#5-1	5C	4	6C	2-4	7C	3	8C	2	9C	3	AC	3-6	BC	3	CC	2	DC	3	EC	3-6	FC	3					
BSET	BSET			BGE	wavr					BSET	STD		STD	STD		CPD	CPD		CPD	CPD		CPD	CPD		CPD	CPD										
ID	3-5	EX	4	RL	2	SP	1	DI	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	ED	3-6	F9	EX	3
0D	4-6	1D	4	2D	3/1	3D	5	4D	4	5D	2	6D	3-6	7D	3	8D	2	9D	3	AD	3-6	BD	3	CD	2	DD	3	ED	3-6	FD	3					
BCLR	BCLR			BLT	RTS	BCLR	STY		STY	STY		CPY	CPY		CPY	CPY		CPY	CPY		CPY	CPY		CPY												
ID	3-5	EX	4	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	ED	3-6	F9	EX	3
0E	4-6	1E	5	2E	3/1	3E	#7	4E	4	5E	2	6E	3-6	7E	3	8E	2	9E	3	AE	3-6	BE	3	CE	2	DE	3	EE	3-6	FE	3					
BRSET	BRSET			BGT	WAI	BRSET	STX		STX	STX		CPX	CPX		CPX	CPX		CPX	CPX		CPX	CPX		CPX												
ID	4-6	EX	5	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	ED	3-6	FE	EX	3
0F	4F	1F	5	2F	3/1	3F	9	4F	4	5F	2	6F	2-4	7F	3	8F	2	9F	3	AF	3-6	BF	3	CF	2	DF	3	EF	3-6	FF	3					
BRCLR	BRCLR			BLE	SWI	BRCLR	STS		STS	STS		CPS	CPS		CPS	CPS		CPS	CPS		CPS	CPS		CPS												
ID	4-6	EX	5	RL	2	IH	1	IH	1	IH	1	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	IM	3	DI	2	ID	2-4	EX	3	ED	3-6	FF	EX	3

Key to Table A-2




Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

00	4	10	12	20	4	30	10	40	10	50	10	60	10	70	10	80	10	90	10	A0	10	B0	10	C0	10	D0	10	E0	10	F0	10		
IM-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
01	5	11	12	21	3	31	10	41	10	51	10	61	10	71	10	81	10	91	10	A1	10	B1	10	C1	10	D1	10	E1	10	F1	10		
EX-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
02	5	12	13	22	4/3	32	10	42	10	52	10	62	10	72	10	82	10	92	10	A2	10	B2	10	C2	10	D2	10	E2	10	F2	10		
MOVW	EMACS	SP	4	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
03	5	13	3	23	4/3	33	10	43	10	53	10	63	10	73	10	83	10	93	10	A3	10	B3	10	C3	10	D3	10	E3	10	F3	10		
MOVW	EMULS			LBLS		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IM-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
04	6	14	12	24	4/3	34	10	44	10	54	10	64	10	74	10	84	10	94	10	A4	10	B4	10	C4	10	D4	10	E4	10	F4	10		
MOVW	EDIVS			LBCC		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
EX-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
05	5	15	12	25	4/3	35	10	45	10	55	10	65	10	75	10	85	10	95	10	A5	10	B5	10	C5	10	D5	10	E5	10	F5	10		
MOVW	IDIVS			LBCS		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
ID-EX	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
06	2	16	2	26	4/3	36	10	46	10	56	10	66	10	76	10	86	10	96	10	A6	10	B6	10	C6	10	D6	10	E6	10	F6	10		
ABA	SBA			LBNE		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
07	3	17	2	27	4/3	37	10	47	10	57	10	67	10	77	10	87	10	97	10	A7	10	B7	10	C7	10	D7	10	E7	10	F7	10		
DAA	CBA			LBEQ		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
08	4	18	4-7	28	4/3	38	10	48	10	58	10	68	10	78	10	88	10	98	10	A8	10	B8	10	C8	10	D8	10	E8	10	F8	10		
MOVW	MAXA			LBVC		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IM-ID	4	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
09	5	19	4-7	29	4/3	39	10	49	10	59	10	69	10	79	10	89	10	99	10	A9	10	B9	10	C9	10	D9	10	E9	10	F9	10		
MOVW	MINA			LBVS		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
EX-ID	5	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
0A	5	1A	4-7	2A	4/3	3A	t3n	4A	10	5A	10	6A	10	7A	10	8A	10	9A	10	AA	10	BA	10	CA	10	DA	10	EA	10	FA	10		
MOVW	EMAXD			LBPL		REV		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
ID-EX	4	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
0B	4	1B	4-7	2B	4/3	3B	t5n/3n	4B	10	5B	10	6B	10	7B	10	8B	10	9B	10	AB	10	BB	10	CB	10	DB	10	EB	10	FB	10		
MOVW	EMIND			LBMI		REVV		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IM-EX	5	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
0C	6	1C	4-7	2C	4/3	3C	#7B	4C	10	5C	10	6C	10	7C	10	8C	10	9C	10	AC	10	BC	10	CC	10	DC	10	EC	10	FC	10		
MOVW	MAXM			LBGE		WAV		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
EX-EX	6	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
0D	5	1D	D4-7	2D	4/3	3D	#6	4D	10	5D	10	6D	10	7D	10	8D	10	9D	10	AD	10	BD	10	CD	10	DD	10	ED	10	FD	10		
MOVW	MINM			LBLT		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
ID-EX	5	ID	3-5	RL	4	ID	3	IH	2																								
0E	2	1E	4-7	2E	4/3	3E	#8	4E	10	5E	10	6E	10	7E	10	8E	10	9E	10	AE	10	BE	10	CE	10	DE	10	EE	10	FE	10		
TAB	EMAXM			LBGT		STOP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2		
0F	2	1F	4-7	2F	4/3	3F	#10	4F	10	5F	10	6F	10	7F	10	8F	10	9F	10	AF	10	BF	10	CF	10	DF	10	EF	10	FF	10		
TBA	EMINM			LBLE		ETBL		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP		TRAP	
IH	2	ID	3-5	RL	4	ID	3	IH	2																								

* The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.

‡ Refer to instruction summary for different HC12 cycle count.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)

00	10	20	30	40	50	60	70	80	90	A0	B0	C0	D0	E0	F0
0,X 5b const	-16,X 5b const	1,+X pre-inc	1,X+ post-inc	0,Y 5b const	-16,Y 5b const	1,+Y pre-inc	1,Y+ post-inc	0,SP 5b const	-16,SP 5b const	1,+SP pre-inc	1,SP+ post-inc	0,PC 5b const	-16,PC 5b const	n,X 9b const	n,SP 9b const
01	11	21	31	41	51	61	71	81	91	A1	B1	C1	D1	E1	F1
1,X 5b const	-15,X 5b const	2,+X pre-inc	2,X+ post-inc	1,Y 5b const	-15,Y 5b const	2,+Y pre-inc	2,Y+ post-inc	1,SP 5b const	-15,SP 5b const	2,+SP pre-inc	2,SP+ post-inc	1,PC 5b const	-15,PC 5b const	-n,X 9b const	-n,SP 9b const
02	12	22	32	42	52	62	72	82	92	A2	B2	C2	D2	E2	F2
2,X 5b const	-14,X 5b const	3,+X pre-inc	3,X+ post-inc	2,Y 5b const	-14,Y 5b const	3,+Y pre-inc	3,Y+ post-inc	2,SP 5b const	-14,SP 5b const	3,+SP pre-inc	3,SP+ post-inc	2,PC 5b const	-14,PC 5b const	n,X 16b const	n,SP 16b const
03	13	23	33	43	53	63	73	83	93	A3	B3	C3	D3	E3	F3
3,X 5b const	-13,X 5b const	4,+X pre-inc	4,X+ post-inc	3,Y 5b const	-13,Y 5b const	4,+Y pre-inc	4,Y+ post-inc	3,SP 5b const	-13,SP 5b const	4,+SP pre-inc	4,SP+ post-inc	3,PC 5b const	-13,PC 5b const	[n,X] 16b indr	[n,SP] 16b indr
04	14	24	34	44	54	64	74	84	94	A4	B4	C4	D4	E4	F4
4,X 5b const	-12,X 5b const	5,+X pre-inc	5,X+ post-inc	4,Y 5b const	-12,Y 5b const	5,+Y pre-inc	5,Y+ post-inc	4,SP 5b const	-12,SP 5b const	5,+SP pre-inc	5,SP+ post-inc	4,PC 5b const	-12,PC 5b const	A,X A offset	A,SP A offset
05	15	25	35	45	55	65	75	85	95	A5	B5	C5	D5	E5	F5
5,X 5b const	-11,X 5b const	6,+X pre-inc	6,X+ post-inc	5,Y 5b const	-11,Y 5b const	6,+Y pre-inc	6,Y+ post-inc	5,SP 5b const	-11,SP 5b const	6,+SP pre-inc	6,SP+ post-inc	5,PC 5b const	-11,PC 5b const	B,X B offset	B,SP B offset
06	16	26	36	46	56	66	76	86	96	A6	B6	C6	D6	E6	F6
6,X 5b const	-10,X 5b const	7,+X pre-inc	7,X+ post-inc	6,Y 5b const	-10,Y 5b const	7,+Y pre-inc	7,Y+ post-inc	6,SP 5b const	-10,SP 5b const	7,+SP pre-inc	7,SP+ post-inc	6,PC 5b const	-10,PC 5b const	D,X D offset	D,SP D offset
07	17	27	37	47	57	67	77	87	97	A7	B7	C7	D7	E7	F7
7,X 5b const	-9,X 5b const	8,+X pre-inc	8,X+ post-inc	7,Y 5b const	-9,Y 5b const	8,+Y pre-inc	8,Y+ post-inc	7,SP 5b const	-9,SP 5b const	8,+SP pre-inc	8,SP+ post-inc	7,PC 5b const	-9,PC 5b const	[D,X] [D,SP] D indirect	[D,SP] D indirect
08	18	28	38	48	58	68	78	88	98	A8	B8	C8	D8	E8	F8
8,X 5b const	-8,X 5b const	8,-X pre-dec	8,X- post-dec	8,Y 5b const	-8,Y 5b const	8,-Y pre-dec	8,Y- post-dec	8,SP 5b const	-8,SP 5b const	8,-SP pre-dec	8,SP- post-dec	8,PC 5b const	-8,PC 5b const	n,Y 9b const	n,PC 9b const
09	19	29	39	49	59	69	79	89	99	A9	B9	C9	D9	E9	F9
9,X 5b const	-7,X 5b const	7,-X pre-dec	7,X- post-dec	9,Y 5b const	-7,Y 5b const	7,-Y pre-dec	7,Y- post-dec	9,SP 5b const	-7,SP 5b const	7,-SP pre-dec	7,SP- post-dec	9,PC 5b const	-7,PC 5b const	-n,Y 9b const	-n,PC 9b const
0A	1A	2A	3A	4A	5A	6A	7A	8A	9A	AA	BA	CA	DA	EA	FA
10,X 5b const	-6,X 5b const	6,-X pre-dec	6,X- post-dec	10,Y 5b const	-6,Y 5b const	6,-Y pre-dec	6,Y- post-dec	10,SP 5b const	-6,SP 5b const	6,-SP pre-dec	6,SP- post-dec	10,PC 5b const	-6,PC 5b const	n,Y 16b const	n,PC 16b const
0B	1B	2B	3B	4B	5B	6B	7B	8B	9B	AB	BB	CB	DB	EB	FB
11,X 5b const	-5,X 5b const	5,-X pre-dec	5,X- post-dec	11,Y 5b const	-5,Y 5b const	5,-Y pre-dec	5,Y- post-dec	11,SP 5b const	-5,SP 5b const	5,-SP pre-dec	5,SP- post-dec	11,PC 5b const	-5,PC 5b const	[n,Y] [n,PC] 16b indr	[n,PC] 16b indr
0C	1C	2C	3C	4C	5C	6C	7C	8C	9C	AC	BC	CC	DC	EC	FC
12,X 5b const	-4,X 5b const	4,-X pre-dec	4,X- post-dec	12,Y 5b const	-4,Y 5b const	4,-Y pre-dec	4,Y- post-dec	12,SP 5b const	-4,SP 5b const	4,-SP pre-dec	4,SP- post-dec	12,PC 5b const	-4,PC 5b const	A,Y A offset	A,PC A offset
0D	1D	2D	3D	4D	5D	6D	7D	8D	9D	AD	BD	CD	DD	ED	FD
13,X 5b const	-3,X 5b const	3,-X pre-dec	3,X- post-dec	13,Y 5b const	-3,Y 5b const	3,-Y pre-dec	3,Y- post-dec	13,SP 5b const	-3,SP 5b const	3,-SP pre-dec	3,SP- post-dec	13,PC 5b const	-3,PC 5b const	B,Y B offset	B,PC B offset
0E	1E	2E	3E	4E	5E	6E	7E	8E	9E	AE	BE	CE	DE	EE	FE
14,X 5b const	-2,X 5b const	2,-X pre-dec	2,X- post-dec	14,Y 5b const	-2,Y 5b const	2,-Y pre-dec	2,Y- post-dec	14,SP 5b const	-2,SP 5b const	2,-SP pre-dec	2,SP- post-dec	14,PC 5b const	-2,PC 5b const	D,Y D offset	D,PC D offset
0F	1F	2F	3F	4F	5F	6F	7F	8F	9F	AF	BF	CF	DF	EF	FF
15,X 5b const	-1,X 5b const	1,-X pre-dec	1,X- post-dec	15,Y 5b const	-1,Y 5b const	1,-Y pre-dec	1,Y- post-dec	15,SP 5b const	-1,SP 5b const	1,-SP pre-dec	1,SP- post-dec	15,PC 5b const	-1,PC 5b const	[D,Y] [D,PC] D indirect	[D,PC] D indirect


Key to Table A-3


Table A-5. Transfer and Exchange Postbyte Encoding

TRANSFERS									
↓ LS	MS⇒	0	1	2	3	4	5	6	7
0		A ⇒ A	B ⇒ A	CCR ⇒ A	TMP3 _L ⇒ A	B ⇒ A	X _L ⇒ A	Y _L ⇒ A	SP _L ⇒ A
1		A ⇒ B	B ⇒ B	CCR ⇒ B	TMP3 _L ⇒ B	B ⇒ B	X _L ⇒ B	Y _L ⇒ B	SP _L ⇒ B
2		A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 _L ⇒ CCR	B ⇒ CCR	X _L ⇒ CCR	Y _L ⇒ CCR	SP _L ⇒ CCR
3		sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4		sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D ⇒ D	X ⇒ D	Y ⇒ D	SP ⇒ D
5		sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D ⇒ X	X ⇒ X	Y ⇒ X	SP ⇒ X
6		sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D ⇒ Y	X ⇒ Y	Y ⇒ Y	SP ⇒ Y
7		sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	X ⇒ SP	Y ⇒ SP	SP ⇒ SP
EXCHANGES									
↓ LS	MS⇒	8	9	A	B	C	D	E	F
0		A ⇌ A	B ⇌ A	CCR ⇌ A	TMP3 _L ⇒ A \$00:A ⇒ TMP3	B ⇒ A A ⇒ B	X _L ⇒ A \$00:A ⇒ X	Y _L ⇒ A \$00:A ⇒ Y	SP _L ⇒ A \$00:A ⇒ SP
1		A ⇌ B	B ⇌ B	CCR ⇌ B	TMP3 _L ⇒ B \$FF:B ⇒ TMP3	B ⇒ B \$FF ⇒ A	X _L ⇒ B \$FF:B ⇒ X	Y _L ⇒ B \$FF:B ⇒ Y	SP _L ⇒ B \$FF:B ⇒ SP
2		A ⇌ CCR	B ⇌ CCR	CCR ⇌ CCR	TMP3 _L ⇒ CCR \$FF:CCR ⇒ TMP3	B ⇒ CCR \$FF:CCR ⇒ D	X _L ⇒ CCR \$FF:CCR ⇒ X	Y _L ⇒ CCR \$FF:CCR ⇒ Y	SP _L ⇒ CCR \$FF:CCR ⇒ SP
3		\$00:A ⇒ TMP2 TMP2 _L ⇒ A	\$00:B ⇒ TMP2 TMP2 _L ⇒ B	\$00:CCR ⇒ TMP2 TMP2 _L ⇒ CCR	TMP3 ⇌ TMP2	D ⇌ TMP2	X ⇌ TMP2	Y ⇌ TMP2	SP ⇌ TMP2
4		\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR ⇒ D B ⇒ CCR	TMP3 ⇌ D	D ⇌ D	X ⇌ D	Y ⇌ D	SP ⇌ D
5		\$00:A ⇒ X X _L ⇒ A	\$00:B ⇒ X X _L ⇒ B	\$00:CCR ⇒ X X _L ⇒ CCR	TMP3 ⇌ X	D ⇌ X	X ⇌ X	Y ⇌ X	SP ⇌ X
6		\$00:A ⇒ Y Y _L ⇒ A	\$00:B ⇒ Y Y _L ⇒ B	\$00:CCR ⇒ Y Y _L ⇒ CCR	TMP3 ⇌ Y	D ⇌ Y	X ⇌ Y	Y ⇌ Y	SP ⇌ Y
7		\$00:A ⇒ SP SP _L ⇒ A	\$00:B ⇒ SP SP _L ⇒ B	\$00:CCR ⇒ SP SP _L ⇒ CCR	TMP3 ⇌ SP	D ⇌ SP	X ⇌ SP	Y ⇌ SP	SP ⇌ SP

TMP2 and TMP3 registers are for factory use only.

Table A-6. Loop Primitive Postbyte Encoding (lb)

00	A DBEQ (+)	10	A DBEQ (-)	20	A DBNE (+)	30	A DBNE (-)	40	A TBEQ (+)	50	A TBEQ (-)	60	A TBNE (+)	70	A TBNE (-)	80	A IBEQ (+)	90	A IBEQ (-)	A0	A IBNE (+)	B0	A IBNE (-)
01	B DBEQ (+)	11	B DBEQ (-)	21	B DBNE (+)	31	B DBNE (-)	41	B TBEQ (+)	51	B TBEQ (-)	61	B TBNE (+)	71	B TBNE (-)	81	B IBEQ (+)	91	B IBEQ (-)	A1	B IBNE (+)	B1	B IBNE (-)
02	—	12	—	22	—	32	—	42	—	52	—	62	—	72	—	82	—	92	—	A2	—	B2	—
03	—	13	—	23	—	33	—	43	—	53	—	63	—	73	—	83	—	93	—	A3	—	B3	—
04	D DBEQ (+)	14	D DBEQ (-)	24	D DBNE (+)	34	D DBNE (-)	44	D TBEQ (+)	54	D TBEQ (-)	64	D TBNE (+)	74	D TBNE (-)	84	D IBEQ (+)	94	D IBEQ (-)	A4	D IBNE (+)	B4	D IBNE (-)
05	X DBEQ (+)	15	X DBEQ (-)	25	X DBNE (+)	35	X DBNE (-)	45	X TBEQ (+)	55	X TBEQ (-)	65	X TBNE (+)	75	X TBNE (-)	85	X IBEQ (+)	95	X IBEQ (-)	A5	X IBNE (+)	B5	X IBNE (-)
06	Y DBEQ (+)	16	Y DBEQ (-)	26	Y DBNE (+)	36	Y DBNE (-)	46	Y TBEQ (+)	56	Y TBEQ (-)	66	Y TBNE (+)	76	Y TBNE (-)	86	Y IBEQ (+)	96	Y IBEQ (-)	A6	Y IBNE (+)	B6	Y IBNE (-)
07	SP DBEQ (+)	17	SP DBEQ (-)	27	SP DBNE (+)	37	SP DBNE (-)	47	SP TBEQ (+)	57	SP TBEQ (-)	67	SP TBNE (+)	77	SP TBNE (-)	87	SP IBEQ (+)	97	SP IBEQ (-)	A7	SP IBNE (+)	B7	SP IBNE (-)

Key to Table A-6**Table A-7. Branch/Complementary Branch**

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z + (N ⊕ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ⊕ V = 0	r<m	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z + (N ⊕ V) = 1	r>m	BGT	2E	Signed
r<m	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r<m	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned
r<m	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

For 16-bit offset long branches precede opcode with a \$18 page prebyte.