

The MC9S12 has 6 addressing modes

Most of the MC9S12's instructions access data in memory

There are several ways for the MC9S12 to determine which address to access

### **Effective Address:**

Memory address used by instruction (all modes except INH)

### **ADDRESSING MODE:**

How the MC9S12 calculates the effective address

### **MC9S12 ADDRESSING MODES:**

|     |   |
|-----|---|
| INH | Inherent                                      |
| IMM | Immediate                                     |
| DIR | Direct  |
| EXT | Extended                                      |
| REL | Relative (used only with branch instructions) |
| IDX | Indexed (won't study indirect indexed mode)   |

The *Inherent* (INH) addressing mode

## Inherent (INH) Addressing Mode

### Instructions which work only with registers inside ALU

**ABA** ; Add B to A (A) + (B) -> A  
 18 06


**CLRA** ; Clear A 0 -> A  
 87

**ASRA** ; Arithmetic Shift Right A  
 47

**TSTA** ; Test A (A) - 0x00 Set CCR  
 97

The HC12 does not access memory

There is no effective address



The *Extended* (EXT) addressing mode

## Extended (EXT) Addressing Mode

### Instructions which give the 16-bit address to be accessed

```


LDAA  $1000      ; ($1000) -> A
      B6 10 00   Effective Address: $1000

LDX   $2001      ; ($2001:$1002) -> X
      FE 10 01   Effective Address: $1001

STAB  $2003      ; (B) -> $1003
      7B 10 03   Effective Address: $1003

```

### Effective address is specified by the two bytes following op code



The *Direct* (DIR) addressing mode


## Direct (DIR) Addressing Mode

Instructions which give 8 LSB of address (8 MSB all 0)

```
LDAA $20      ; ($0020) -> A
 96 20      Effective Address: $0020
```

```
STX $21      ; (X) -> $0021:$0022
5E 21      Effective Address: $0021
```

8 LSB of effective address is specified by byte following op code



The *Immediate* (IMM) addressing mode

## Immediate (IMM) Addressing Mode

Value to be used is part of instruction


```
LDAA  #$17      ; $17 -> A
 86 17          Effective Address: PC + 1
```

```
ADDA  #10       ; (A) + $0A -> A
8B 0A          Effective Address: PC + 1
```

Effective address is the address following the op code

|        |    |
|--------|----|
| 0x1000 | 17 |
|        | 35 |
|        | 02 |
|        | 4A |
|        | C7 |

|        |    |
|--------|----|
| 0x2000 | 86 |
|        | 17 |
|        | 8B |
|        | 0A |



The *Indexed* (IDX, IDX1, IDX2) addressing mode

## Indexed (IDX) Addressing Mode

Effective address is obtained from X or Y register (or SP or PC)

### Simple Forms

```
LDAA 0,X      ; Use (X) as address to get value to load into A
  A6 00      Effective address: contents of X

ADDA 5,Y      ; Use (Y) + 5 as address to get value to add to r
  AB 45      Effective address: contents of Y + 5

STAA B,Y      ; Use (Y) + (B) as address to store contents of A into
  AB 45      Effective address: contents of Y + contents of B
```

### More Complicated Forms

```
INC 2,X-      ; Post-decrement Indexed
              ; Increment the number at address (X),
              ; then subtract 2 from X
  62 3E      Effective address: contents of X

INC 4,+X      ; Pre-increment Indexed
              ; Add 4 to X
              ; then increment the number at address (X)
  62 23      Effective address: contents of X + 4
```

|   |  |      |  |
|---|--|------|--|
| X |  | EFF  |  |
|   |  | ADDR |  |
| Y |  | EFF  |  |
|   |  | ADDR |  |

Table 3-1. M68HC12 Addressing Mode Summary

| Addressing Mode                            | Source Format                                       | Abbreviation | Description  |
|--|---|--------------|--|
| Inherent                                   | <b>INST</b><br>(no externally<br>supplied operands) | INH          | Operands (if any) are in CPU registers   |
| Immediate                                  | <b>INST #opr8i</b><br>or<br><b>INST #opr16i</b>     | IMM          | Operand is included in instruction stream<br>8- or 16-bit size implied by context  |
| Direct                                     | <b>INST opr8a</b>                                   | DIR          | Operand is the lower 8 bits of an address<br>in the range \$0000–\$00FF  |
| Extended                                   | <b>INST opr16a</b>                                  | EXT          | Operand is a 16-bit address  |
| Relative                                   | <b>INST rel8</b><br>or<br><b>INST rel16</b>         | REL          | An 8-bit or 16-bit relative offset from the current pc<br>is supplied in the instruction                                   |
| Indexed<br>(5-bit offset)                  | <b>INST oprx5,xysp</b>                              | IDX          | 5-bit signed constant offset<br>from X, Y, SP, or PC   |
| Indexed<br>(pre-decrement)                 | <b>INST oprx3,-xys</b>                              | IDX          | Auto pre-decrement x, y, or sp by 1 ~ 8  |
| Indexed<br>(pre-increment)                 | <b>INST oprx3,+xys</b>                              | IDX          | Auto pre-increment x, y, or sp by 1 ~ 8  |
| Indexed<br>(post-decrement)                | <b>INST oprx3,xys-</b>                              | IDX          | Auto post-decrement x, y, or sp by 1 ~ 8   |
| Indexed<br>(post-increment)                | <b>INST oprx3,xys+</b>                              | IDX          | Auto post-increment x, y, or sp by 1 ~ 8   |
| Indexed<br>(accumulator offset)            | <b>INST abd,xysp</b>                                | IDX          | Indexed with 8-bit (A or B) or 16-bit (D)<br>accumulator offset from X, Y, SP, or PC                                       |
| Indexed<br>(9-bit offset)                  | <b>INST oprx9,xysp</b>                              | IDX1         | 9-bit signed constant offset from X, Y, SP, or PC<br>(lower 8 bits of offset in one extension byte)                        |
| Indexed<br>(16-bit offset)                 | <b>INST oprx16,xysp</b>                             | IDX2         | 16-bit constant offset from X, Y, SP, or PC<br>(16-bit offset in two extension bytes)                                      |
| Indexed-Indirect<br>(16-bit offset)        | <b>INST [oprx16,xysp]</b>                           | [IDX2]       | Pointer to operand is found at...<br>16-bit constant offset from X, Y, SP, or PC<br>(16-bit offset in two extension bytes) |
| Indexed-Indirect<br>(D accumulator offset) | <b>INST [D,xysp]</b>                                | [D,IDX]      | Pointer to operand is found at...<br>X, Y, SP, or PC plus the value in D   |

Different types of indexed addressing modes  
 (Note: We will not discuss indirect indexed mode)

### INDEXED ADDRESSING MODES

(Does not include indirect modes)

|                 | Example                          | Effective Address             | Offset                          | Value in X After Done | Registers To Use |
|-----------------|----------------------------------|-------------------------------|---------------------------------|-----------------------|------------------|
| Constant Offset | LDAA n,X                         | (X)+n                         | 0 to FFFF                       | (X)                   | X, Y, SP, PC     |
| Constant Offset | LDAA -n,X                        | (X)-n                         | 0 to FFFF                       | (X)                   | X, Y, SP, PC     |
| Postincrement   | LDAA n,X+                        | (X)                           | 1 to 8                          | (X)+n                 | X, Y, SP         |
| Preincrement    | LDAA n,+X                        | (X)+n                         | 1 to 8                          | (X)+n                 | X, Y, SP         |
| Postdecrement   | LDAA n,X-                        | (X)                           | 1 to 8                          | (X)-n                 | X, Y, SP         |
| Predecrement    | LDAA n,-X                        | (X)-n                         | 1 to 8                          | (X)-n                 | X, Y, SP         |
| ACC Offset      | LDAA A,X<br>LDAA B,X<br>LDAA D,X | (X)+(A)<br>(X)+(B)<br>(X)+(D) | 0 to FF<br>0 to FF<br>0 to FFFF | (X)                   | X, Y, SP, PC     |

The data books list three different types of indexed modes:

- Table 3.2 of the **S12CPUV2 Reference Manual** shows details
- **IDX**: One byte used to specify address
  - Called the postbyte
  - Tells which register to use
  - Tells whether to use autoincrement or autodecrement
  - Tells offset to use
- **IDX1**: Two bytes used to specify address
  - First byte called the postbyte
  - Second byte called the extension
  - Postbyte tells which register to use, and sign of offset
  - Extension tells size of offset
- **IDX2**: Three bytes used to specify address
  - First byte called the postbyte
  - Next two bytes called the extension
  - Postbyte tells which register to use
  - Extension tells size of offset



Table 3-2. Summary of Indexed Operations

| Postbyte Code (xb) | Source Code Syntax        | Comments<br>rr: 00 = X, 01 = Y, 10 = SP, 11 = PC  |
|--------------------|---------------------------|---|
| rr0nnnnn           | ,r<br>n,r<br>-n,r         | <b>5-bit constant offset</b> n = -16 to +15<br>r can specify X, Y, SP, or PC  |
| 111rr0zs           | n,r<br>-n,r               | <b>Constant offset</b> (9- or 16-bit signed)<br>z- 0 = 9-bit with sign in LSB of postbyte(s) $-256 \leq n \leq 255$<br>1 = 16-bit $-32,768 \leq n \leq 65,535$<br>if z = s = 1, 16-bit offset indexed-indirect (see below)<br>r can specify X, Y, SP, or PC |
| 111rr011           | [n,r]                     | <b>16-bit offset indexed-indirect</b><br>rr can specify X, Y, SP, or PC $-32,768 \leq n \leq 65,535$  |
| rr1pnnnn           | n,-r n,+r<br>n,r-<br>n,r+ | <b>Auto predecrement, preincrement, postdecrement, or postincrement;</b><br>p = pre-(0) or post-(1), n = -8 to -1, +1 to +8<br>r can specify X, Y, or SP (PC not a valid choice)<br>+8 = 0111<br>...<br>+1 = 0000<br>-1 = 1111<br>...<br>-8 = 1000          |
| 111rr1aa           | A,r<br>B,r<br>D,r         | <b>Accumulator offset</b> (unsigned 8-bit or 16-bit)<br>aa-00 = A<br>01 = B<br>10 = D (16-bit)<br>11 = see accumulator D offset indexed-indirect<br>r can specify X, Y, SP, or PC   |
| 111rr111           | [D,r]                     | <b>Accumulator D offset indexed-indirect</b><br>r can specify X, Y, SP, or PC   |

Indexed addressing mode instructions use a postbyte to specify index registers (X and Y), stack pointer (SP), or program counter (PC) as the base index register and to further classify the way the effective address is formed. A special group of instructions cause this calculated effective address to be loaded into an index register for further calculations:

- Load stack pointer with effective address (LEAS)
- Load X with effective address (LEAX)
- Load Y with effective address (LEAY)

The *Relative* (REL) addressing mode**Relative (REL) Addressing Mode**

The relative addressing mode is used only in branch and long branch instructions.

**Branch instruction: One byte following op code specifies how far to branch**

**Treat the offset as a signed number; add the offset to the address following the current instruction to get the address of the instruction to branch to**

**BRA**    **20 35**                    **PC + 2 + 0035 -> PC**

**BRA**    **20 C7**                    **PC + 2 + FFC7 -> PC**  
    **PC + 2 - 0039    -> PC**

**Long branch instruction: Two bytes following op code specifies how far to branch**

**Treat the offset as an unsigned number; add the offset to the address following the current instruction to get the address of the instruction to branch to**

**lBREQ**    **18 27 02 1A**            **If Z = 1 then PC + 4 + 021A -> PC**  
    **If Z = 0 then PC + 4 -> PC**

When writing assembly language program, you don't have to calculate offset

You indicate what address you want to go to, and the assembler calculates the offset

**\$1020                    BRA            \$1030            ; Branch to instruction at address \$1030**

|        |    |    |  |
|--------|----|----|--|
| 0x1020 | 20 | PC |  |
|        | 0E |    |  |

## Summary of MC9S12 addressing modes

**ADDRESSING MODES**

| Name  | Example                                 | Op Code                            | Effective Address                                |
|---|---|------------------------------------|--|
| <b>INH</b> <b>Inherent</b>                  | <b>ABA</b>                              | <b>18 06</b>                       | <b>None</b>                                      |
| <b>IMM</b> <b>Immediate</b>                 | <b>LDAA #\$35</b>                       | <b>86 35</b>                       | <b>PC + 1</b>                                    |
| <b>DIR</b> <b>Direct</b>                    | <b>LDAA \$35</b>                        | <b>96 35</b>                       | <b>0x0035</b>                                    |
| <b>EXT</b> <b>Extended</b>                  | <b>LDAA \$2035</b>                      | <b>B6 20 35</b>                    | <b>0x2035</b>                                    |
| <b>IDX</b> <b>Indexed</b>                   | <b>LDAA 3, X</b>                        | <b>A6 03</b>                       | <b>X + 3</b>                                     |
| <b>IDX1</b>                                 | <b>LDAA 30, X</b>                       | <b>A6 E0 13</b>                    | <b>X + 30</b>                                    |
| <b>IDX2</b>                                 | <b>LDAA 300, X</b>                      | <b>A6 E2 01 2C</b>                 | <b>X + 300</b>                                   |
| <b>IDX</b> <b>Indexed<br/>Postincrement</b> | <b>LDAA 3, X+</b>                       | <b>A6 32</b>                       | <b>X    (X+3 -&gt; X)</b>                        |
| <b>IDX</b> <b>Indexed<br/>Preincrement</b>  | <b>LDAA 3, +X</b>                       | <b>A6 22</b>                       | <b>X+3 (X+3 -&gt; X)</b>                         |
| <b>IDX</b> <b>Indexed<br/>Postdecrement</b> | <b>LDAA 3, X-</b>                       | <b>A6 3D</b>                       | <b>X    (X-3 -&gt; X)</b>                        |
| <b>IDX</b> <b>Indexed<br/>Predecrement</b>  | <b>LDAA 3, -X</b>                       | <b>A6 2D</b>                       | <b>X-3 (X-3 -&gt; X)</b>                         |
| <b>REL</b> <b>Relative</b>                  | <b>BRA \$1050</b><br><b>LBRA \$1F00</b> | <b>20 23</b><br><b>18 20 0E CF</b> | <b>PC + 2 + Offset</b><br><b>PC + 4 + Offset</b> |

A few instructions have **two** effective addresses:

- **MOVB #\$AA,\$1C00**    Move byte 0xAA (IMM) to address \$1C00 (EXT)
- **MOVW 0,X,0,Y**    Move word from address pointed to by X (IDX) to address pointed to by Y (IDX)

A few instructions have **three** effective addresses:

- **BRSET F00,\$#03,LABEL**    Branch to LABEL (REL) if bits \$#03 (IMM) of variable F00 (EXT) are set.

## Using X and Y as Pointers

- Registers X and Y are often used to point to data.
- To initialize pointer use

```
ldx    #table
```

**not**

```
ldx    table
```

- For example, the following loads the address of `table` (\$1000) into X; i.e., X will point to `table`:

```
ldx    #table    ; Address of table => X
```

The following puts the first two bytes of `table` (\$0C7A) into X. X will **not** point to `table`:

```
ldx    table    ; First two bytes of table => X
```

- To step through `table`, need to increment pointer after use

```
ldaa   0,x
inx
```

or

```
ldaa   1,x+
```

|              | Data | Address |
|--------------|------|---------|
| <b>table</b> | 0C   | \$1000  |
|              | 7A   | \$1001  |
|              | D5   | \$1002  |
|              | 00   | \$1003  |
|              | 61   | \$1004  |
|              | 62   | \$1005  |
|              | 63   | \$1006  |
|              | 64   | \$1007  |

```
org    $1000
table: dc.b  12,122,-43,0
         dc.b  'a'
         dc.b  'b'
         dc.b  'c'
         dc.b  'd'
```

Which branch instruction should you use?

Branch if A > B

Is 0xFF > 0x00?

---

If unsigned, 0xFF = 255 and 0x00 = 0,

so 0xFF > 0x00

---

If signed, 0xFF = -1 and 0x00 = 0,

so 0xFF < 0x00

---

Using unsigned numbers: BHI (checks C bit of CCR)

Using signed numbers: BGT (checks V bit of CCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit

## Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the `org` statement, which shows where the first byte of the program will go into memory.  
(E.g., `org $2000` will put the first instruction at address \$2000.)
2. Look at the first instruction. Determine the addressing mode used.  
(E.g., `ldab #10` uses IMM mode.)
3. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode.  
(E.g., `ldab IMM` has object code `C6 ii`.)
  - Table A-1 of the **S12CPUV2 Reference Manual** has a concise summary of the instructions, addressing modes, op-codes, and cycles.
4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary.  
(E.g., `ldab #10` becomes `C6 0A`.)
5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction.  
(E.g.,  $\$2000 + 2 = \$2002$  will be the starting address of the next instruction.)

```
        org    $2000
        ldab   #10
loop:   clra
        dbne  b,loop
        swi
```

Table A-1. Instruction Set Summary (Sheet 7 of 14)

| Source Form  | Operation  | Addr. Mode  | Machine Coding (hex)  | Access Detail  |  | S X H I | N Z V C |
|--|--|---|---|--|--|---------|---------|
|  |  |   |   | HCS12  | M68HC12  |         |         |
| LBGT <i>rel16</i>  | Long Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)            | REL   | 18 2E qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBHI <i>rel16</i>  | Long Branch if Higher (if $C + Z = 0$ ) (unsigned)                           | REL   | 18 22 qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBHS <i>rel16</i>  | Long Branch if Higher or Same (if $C = 0$ ) (unsigned) same function as LBCC | REL   | 18 24 qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBLT <i>rel16</i>  | Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)      | REL   | 18 2F qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBLO <i>rel16</i>  | Long Branch if Lower (if $C = 1$ ) (unsigned) same function as LBCC          | REL   | 18 25 qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBLS <i>rel16</i>  | Long Branch if Lower or Same (if $C + Z = 1$ ) (unsigned)                    | REL   | 18 23 qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBLT <i>rel16</i>  | Long Branch if Less Than (if $N \oplus V = 1$ ) (signed)                     | REL   | 18 2D qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBMI <i>rel16</i>  | Long Branch if Minus (if $N = 1$ )   | REL   | 18 2B qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBNE <i>rel16</i>  | Long Branch if Not Equal (if $Z = 0$ )                                       | REL   | 18 26 qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBPL <i>rel16</i>  | Long Branch if Plus (if $N = 0$ )  | REL   | 18 2A qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBRA <i>rel16</i>  | Long Branch Always (if 1=1)  | REL   | 18 20 qq rr   | OPPP   | OPPP   | ----    | ----    |
| LB RN <i>rel16</i>   | Long Branch Never (if 1 = 0)   | REL   | 18 21 qq rr   | OPO  | OPO  | ----    | ----    |
| LBVC <i>rel16</i>  | Long Branch if Overflow Bit Clear (if $V=0$ )                                | REL   | 18 28 qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LBVS <i>rel16</i>  | Long Branch if Overflow Bit Set (if $V = 1$ )                                | REL   | 18 29 qq rr   | OPPP/OPO <sup>1</sup>                                      | OPPP/OPO <sup>1</sup>                                      | ----    | ----    |
| LDAA # <i>opr8i</i><br>LDAA <i>opr8a</i><br>LDAA <i>opr16a</i><br>LDAA <i>opr0_xysp</i><br>LDAA <i>opr9_xysp</i><br>LDAA <i>opr16_xysp</i><br>LDAA [D, <i>xysp</i> ]<br>LDAA [ <i>opr16_xysp</i> ] | (M) ⇒ A<br>Load Accumulator A  | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 86 ii<br>96 dd<br>B6 hh ll<br>A6 xb<br>A6 xb ff<br>A6 xb ee ff<br>A6 xb<br>A6 xb ee ff    | P<br>rPf<br>rPO<br>rPf<br>rPO<br>frPP<br>fIfrPf<br>fIPrPf  | P<br>rPf<br>rOP<br>rPf<br>rPO<br>frPP<br>fIfrPf<br>fIPrPf  | ----    | Δ Δ 0-  |
| LDAB # <i>opr8i</i><br>LDAB <i>opr8a</i><br>LDAB <i>opr16a</i><br>LDAB <i>opr0_xysp</i><br>LDAB <i>opr9_xysp</i><br>LDAB <i>opr16_xysp</i><br>LDAB [D, <i>xysp</i> ]<br>LDAB [ <i>opr16_xysp</i> ] | (M) ⇒ B<br>Load Accumulator B  | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | C6 ii<br>D6 dd<br>F6 hh ll<br>E6 xb<br>E6 xb ff<br>E6 xb ee ff<br>E6 xb<br>E6 xb ee ff    | P<br>rPf<br>rPO<br>rPf<br>rPO<br>frPP<br>fIfrPf<br>fIPrPf  | P<br>rPf<br>rOP<br>rPf<br>rPO<br>frPP<br>fIfrPf<br>fIPrPf  | ----    | Δ Δ 0-  |
| LDD # <i>opr16i</i><br>LDD <i>opr8a</i><br>LDD <i>opr16a</i><br>LDD <i>opr0_xysp</i><br>LDD <i>opr9_xysp</i><br>LDD <i>opr16_xysp</i><br>LDD [D, <i>xysp</i> ]<br>LDD [ <i>opr16_xysp</i> ]        | (M:M+1) ⇒ A:B<br>Load Double Accumulator D (A:B)                             | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | CC jj kk<br>DC dd<br>FC hh ll<br>EC xb<br>EC xb ff<br>EC xb ee ff<br>EC xb<br>EC xb ee ff | PO<br>rPf<br>RPO<br>rPf<br>RPO<br>frPP<br>fIfrPf<br>fIPrPf | OP<br>rPf<br>ROP<br>rPf<br>RPO<br>frPP<br>fIfrPf<br>fIPrPf | ----    | Δ Δ 0-  |
| LDS # <i>opr16i</i><br>LDS <i>opr8a</i><br>LDS <i>opr16a</i><br>LDS <i>opr0_xysp</i><br>LDS <i>opr9_xysp</i><br>LDS <i>opr16_xysp</i><br>LDS [D, <i>xysp</i> ]<br>LDS [ <i>opr16_xysp</i> ]        | (M:M+1) ⇒ SP<br>Load Stack Pointer   | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | CF jj kk<br>DF dd<br>FF hh ll<br>EF xb<br>EF xb ff<br>EF xb ee ff<br>EF xb<br>EF xb ee ff | PO<br>rPf<br>RPO<br>rPf<br>RPO<br>frPP<br>fIfrPf<br>fIPrPf | OP<br>rPf<br>ROP<br>rPf<br>RPO<br>frPP<br>fIfrPf<br>fIPrPf | ----    | Δ Δ 0-  |
| LDX # <i>opr16i</i><br>LDX <i>opr8a</i><br>LDX <i>opr16a</i><br>LDX <i>opr0_xysp</i><br>LDX <i>opr9_xysp</i><br>LDX <i>opr16_xysp</i><br>LDX [D, <i>xysp</i> ]<br>LDX [ <i>opr16_xysp</i> ]        | (M:M+1) ⇒ X<br>Load Index Register X   | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | CE jj kk<br>DE dd<br>FE hh ll<br>EE xb<br>EE xb ff<br>EE xb ee ff<br>EE xb<br>EE xb ee ff | PO<br>rPf<br>RPO<br>rPf<br>RPO<br>frPP<br>fIfrPf<br>fIPrPf | OP<br>rPf<br>ROP<br>rPf<br>RPO<br>frPP<br>fIfrPf<br>fIPrPf | ----    | Δ Δ 0-  |

Note 1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 3 of 14)

| Source Form  | Operation  | Addr. Mode  | Machine Coding (hex)  | Access Detail   |   | S X H I | N Z V C |
|--|--|---|---|---|---|---------|---------|
|  |  |   |   | HCS12   | M68HC12   |         |         |
| BLS <i>rel8</i>  | Branch if Lower or Same (if C + Z = 1) (unsigned)  | REL   | 23 rr   | PPP/P <sup>1</sup>  | PPP/P <sup>1</sup>  | ----    | ----    |
| BLT <i>rel8</i>  | Branch if Less Than (if N ⊕ V = 1) (signed)  | REL   | 2D rr   | PPP/P <sup>1</sup>  | PPP/P <sup>1</sup>  | ----    | ----    |
| BMI <i>rel8</i>  | Branch if Minus (if N = 1)   | REL   | 2B rr   | PPP/P <sup>1</sup>  | PPP/P <sup>1</sup>  | ----    | ----    |
| BNE <i>rel8</i>  | Branch if Not Equal (if Z = 0)   | REL   | 26 rr   | PPP/P <sup>1</sup>  | PPP/P <sup>1</sup>  | ----    | ----    |
| BPL <i>rel8</i>  | Branch if Plus (if N = 0)  | REL   | 2A rr   | PPP/P <sup>1</sup>  | PPP/P <sup>1</sup>  | ----    | ----    |
| BRA <i>rel8</i>  | Branch Always (if 1 = 1)   | REL   | 20 rr   | PPP   | PPP   | ----    | ----    |
| BRCLR <i>opr8a, msk8, rel8</i><br>BRCLR <i>opr16a, msk8, rel8</i><br>BRCLR <i>opr0_xysp, msk8, rel8</i><br>BRCLR <i>opr9_xysp, msk8, rel8</i><br>BRCLR <i>opr16_xysp, msk8, rel8</i> | Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)  | DIR<br>EXT<br>IDX<br>IDX1<br>IDX2                             | 4F cd mm rr<br>1F hh ll mm rr<br>0F xb mm rr<br>0F xb ff mm rr<br>0F xb ee ff mm rr | rPPP<br>rPPP<br>rPPP<br>rPPP<br>rPrPPP                                | rPPP<br>rPPP<br>rPPP<br>rPPP<br>frPPP                                     | ----    | ----    |
| BRN <i>rel8</i>  | Branch Never (if 1 = 0)  | REL   | 21 rr   | P   | P   | ----    | ----    |
| BRSET <i>opr8, msk8, rel8</i><br>BRSET <i>opr16a, msk8, rel8</i><br>BRSET <i>opr0_xysp, msk8, rel8</i><br>BRSET <i>opr9_xysp, msk8, rel8</i><br>BRSET <i>opr16_xysp, msk8, rel8</i>  | Branch if (M̄) • (mm) = 0 (if All Selected Bit(s) Set)   | DIR<br>EXT<br>IDX<br>IDX1<br>IDX2                             | 4E cd mm rr<br>1E hh ll mm rr<br>0E xb mm rr<br>0E xb ff mm rr<br>0E xb ee ff mm rr | rPPP<br>rPPP<br>rPPP<br>rPPP<br>rPrPPP                                | rPPP<br>rPPP<br>rPPP<br>rPPP<br>frPPP                                     | ----    | ----    |
| BSET <i>opr8, msk8</i><br>BSET <i>opr16a, msk8</i><br>BSET <i>opr0_xysp, msk8</i><br>BSET <i>opr9_xysp, msk8</i><br>BSET <i>opr16_xysp, msk8</i>                                     | (M) + (mm) ⇒ M<br>Set Bit(s) in Memory   | DIR<br>EXT<br>IDX<br>IDX1<br>IDX2                             | 4C cd mm<br>1C hh ll mm<br>0C xb mm<br>0C xb ff mm<br>0C xb ee ff mm                | rPwO<br>rPwP<br>rPwO<br>rPwP<br>frPwPO                                | rPwO<br>rPwP<br>rPwO<br>rPwP<br>frPwOP                                    | ----    | Δ Δ 0-  |
| BSR <i>rel8</i>  | (SP) - 2 ⇒ SP; RTN <sub>n</sub> ; RTN <sub>l</sub> ⇒ M <sub>(SP);M<sub>(SP+1)</sub><br/>Subroutine address ⇒ PC<br/>Branch to Subroutine</sub>   | REL   | 07 rr   | SPPP  | PPPS  | ----    | ----    |
| BVC <i>rel8</i>  | Branch if Overflow Bit Clear (if V = 0)  | REL   | 28 rr   | PPP/P <sup>1</sup>  | PPP/P <sup>1</sup>  | ----    | ----    |
| BVS <i>rel8</i>  | Branch if Overflow Bit Set (if V = 1)  | REL   | 29 rr   | PPP/P <sup>1</sup>  | PPP/P <sup>1</sup>  | ----    | ----    |
| CALL <i>opr16a, page</i><br>CALL <i>opr0_xysp, page</i><br>CALL <i>opr9_xysp, page</i><br>CALL <i>opr16_xysp, page</i><br>CALL [D, <i>xysp</i> ]<br>CALL [ <i>opr16, xysp</i> ]      | (SP) - 2 ⇒ SP; RTN <sub>n</sub> ; RTN <sub>l</sub> ⇒ M <sub>(SP);M<sub>(SP+1)</sub><br/>(SP) - 1 ⇒ SP; (PPG) ⇒ M<sub>(SP)</sub>;<br/>pg ⇒ PPAGE register; Program address ⇒ PC<br/><br/>Call subroutine in extended memory (Program may be located on another expansion memory page.)<br/><br/>Indirect modes get program address and new pg value based on pointer.</sub> | EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2]               | 4A hh ll pg<br>4B xb pg<br>4B xb ff pg<br>4B xb ee ff pg<br>4B xb<br>4B xb ee ff    | gnSsPPP<br>gnSsPPP<br>gnSsPPP<br>fgnSsPPP<br>fIignSsPPP<br>fIignSsPPP | gnfSsPPP<br>gnfSsPPP<br>gnfSsPPP<br>fgnfSsPPP<br>fIignSsPPP<br>fIignSsPPP | ----    | ----    |
| CBA  | (A) - (B)<br>Compare 8-Bit Accumulators  | INH   | 18 17   | OO  | OO  | ----    | Δ Δ Δ Δ |
| CLC  | 0 ⇒ C<br>Translates to ANDCC #SFE  | IMM   | 10 FE   | P   | P   | ----    | ---0    |
| CLI  | 0 ⇒ I<br>Translates to ANDCC #SEF (enables I-bit interrupts)   | IMM   | 10 EF   | P   | P   | ---0    | ----    |
| CLR <i>opr16a</i><br>CLR <i>opr0_xysp</i><br>CLR <i>opr9_xysp</i><br>CLR <i>opr16_xysp</i><br>CLR [D, <i>xysp</i> ]<br>CLR [ <i>opr16, xysp</i> ]<br>CLRA<br>CLRB                    | 0 ⇒ M Clear Memory Location<br><br>0 ⇒ A Clear Accumulator A<br>0 ⇒ B Clear Accumulator B  | EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2]<br>INH<br>INH | 79 hh ll<br>69 xb<br>69 xb ff<br>69 xb ee ff<br>69 xb ee ff<br>87<br>C7             | PwO<br>Pw<br>PwO<br>PwP<br>PIFw<br>PIFw<br>O<br>O                     | wOP<br>Pw<br>PwO<br>PwP<br>PIFPw<br>PIFPw<br>O<br>O                       | ----    | 0 1 0 0 |
| CLV  | 0 ⇒ V<br>Translates to ANDCC #SFD  | IMM   | 10 FD   | P   | P   | ----    | --0-    |

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

|   |  |   |  |  |   |      |         |
|---|--|---|--|--|---|------|---------|
| CMPA # <i>opr8i</i><br>CMPA <i>opr8a</i><br>CMPA <i>opr16a</i><br>CMPA <i>opr0_xysp</i><br>CMPA <i>opr9_xysp</i><br>CMPA <i>opr16_xysp</i><br>CMPA [D, <i>xysp</i> ]<br>CMPA [ <i>opr16, xysp</i> ] | (A) - (M)<br>Compare Accumulator A with Memory | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 81 ii<br>91 cd<br>B1 hh ll<br>A1 xb<br>A1 xb ff<br>A1 xb ee ff<br>A1 xb<br>A1 xb ee ff | P<br>rPf<br>rPO<br>rPf<br>rPP<br>rPP<br>fIfrPf<br>fIfrPf | P<br>rPf<br>rPO<br>rPf<br>rPP<br>fIfrPf<br>fIfrPf | ---- | Δ Δ Δ Δ |
|---|--|---|--|--|---|------|---------|



Table A-1. Instruction Set Summary (Sheet 4 of 14)

| Source Form   | Operation   | Addr. Mode  | Machine Coding (hex)  | Access Detail  |  | S X H I | N Z V C |
|---|---|---|---|--|--|---------|---------|
|   |   |   |   | HCS12  | M68HC12  |         |         |
| CMPB #opr8i<br>CMPB opr8a<br>CMPB opr16a<br>CMPB oprx0_xysp<br>CMPB oprx9_xysp<br>CMPB oprx16_xysp<br>CMPB [D_xysp]<br>CMPB [oprx16_xysp] | (B) – (M)<br>Compare Accumulator B with Memory  | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | C1 ii<br>D1 dd<br>F1 hh ll<br>E1 xb<br>E1 xb ff<br>E1 xb ee ff<br>E1 xb ee ff             | rP<br>rPf<br>rPO<br>rPF<br>rPP<br>fIFrPf<br>fIPrPf         | rP<br>rPf<br>rPO<br>rPF<br>rPP<br>fIFrPf<br>fIPrPf         | ----    | Δ Δ Δ Δ |
| COM opr16a<br>COM oprx0_xysp<br>COM oprx9_xysp<br>COM oprx16_xysp<br>COM [D_xysp]<br>COM [oprx16_xysp]<br>COMA<br>COMB                    | ( $\bar{M}$ ) ⇒ M equivalent to SFF – (M) ⇒ M<br>1's Complement Memory Location<br><br>( $\bar{A}$ ) ⇒ A Complement Accumulator A<br>( $\bar{B}$ ) ⇒ B Complement Accumulator B | EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2]<br>INH<br>INH | 71 hh ll<br>61 xb<br>61 xb ff<br>61 xb ee ff<br>61 xb<br>61 xb ee ff<br>41<br>51          | rPwO<br>rPw<br>rPwO<br>frPwP<br>fIFrPw<br>fIPrPw<br>O<br>O | rOPw<br>rPw<br>rPOw<br>frPPw<br>fIFrPw<br>fIPrPw<br>O<br>O | ----    | Δ Δ 0 1 |
| CPD #opr16i<br>CPD opr8a<br>CPD opr16a<br>CPD oprx0_xysp<br>CPD oprx9_xysp<br>CPD oprx16_xysp<br>CPD [D_xysp]<br>CPD [oprx16_xysp]        | (A:B) – (M:M+1)<br>Compare D to Memory (16-Bit)   | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 8C jj kk<br>9C dd<br>BC hh ll<br>AC xb<br>AC xb ff<br>AC xb ee ff<br>AC xb<br>AC xb ee ff | PO<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | OP<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | ----    | Δ Δ Δ Δ |
| CPS #opr16i<br>CPS opr8a<br>CPS opr16a<br>CPS oprx0_xysp<br>CPS oprx9_xysp<br>CPS oprx16_xysp<br>CPS [D_xysp]<br>CPS [oprx16_xysp]        | (SP) – (M:M+1)<br>Compare SP to Memory (16-Bit)   | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 8F jj kk<br>9F dd<br>BF hh ll<br>AF xb<br>AF xb ff<br>AF xb ee ff<br>AF xb<br>AF xb ee ff | PO<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | OP<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | ----    | Δ Δ Δ Δ |
| CPX #opr16i<br>CPX opr8a<br>CPX opr16a<br>CPX oprx0_xysp<br>CPX oprx9_xysp<br>CPX oprx16_xysp<br>CPX [D_xysp]<br>CPX [oprx16_xysp]        | (X) – (M:M+1)<br>Compare X to Memory (16-Bit)   | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 8E jj kk<br>9E dd<br>BE hh ll<br>AE xb<br>AE xb ff<br>AE xb ee ff<br>AE xb<br>AE xb ee ff | PO<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | OP<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | ----    | Δ Δ Δ Δ |
| CPY #opr16i<br>CPY opr8a<br>CPY opr16a<br>CPY oprx0_xysp<br>CPY oprx9_xysp<br>CPY oprx16_xysp<br>CPY [D_xysp]<br>CPY [oprx16_xysp]        | (Y) – (M:M+1)<br>Compare Y to Memory (16-Bit)   | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 8D jj kk<br>9D dd<br>BD hh ll<br>AD xb<br>AD xb ff<br>AD xb ee ff<br>AD xb<br>AD xb ee ff | PO<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | OP<br>RPF<br>RPO<br>RPF<br>RPO<br>FRPP<br>fIFRPf<br>fIPRPf | ----    | Δ Δ Δ Δ |
| DAA   | Adjust Sum to BCD<br>Decimal Adjust Accumulator A   | INH   | 18 07   | OfO  | OfO  | ----    | Δ Δ ? Δ |
| DBEQ abdxys, rel9   | (cnt) – 1 ⇒ cnt<br>if (cnt) = 0, then Branch<br>else Continue to next instruction<br><br>Decrement Counter and Branch if = 0<br>(cnt = A, B, D, X, Y, or SP)                    | REL<br>(9-bit)  | 04 1b rr  | PPP (branch)<br>PPO (no<br>branch)                         | PPP  | ----    | ----    |
| DBNE abdxys, rel9   | (cnt) – 1 ⇒ cnt<br>if (cnt) not = 0, then Branch;<br>else Continue to next instruction<br><br>Decrement Counter and Branch if ≠ 0<br>(cnt = A, B, D, X, Y, or SP)               | REL<br>(9-bit)  | 04 1b rr  | PPP (branch)<br>PPO (no<br>branch)                         | PPP  | ----    | ----    |

# DBNE Decrement and Branch if Not Equal to Zero DBNE

**Operation** (counter) – 1 ⇒ counter  
 If (counter) not = 0, then (PC) + \$0003 + rel ⇒ PC

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (–256 to +255) from the address following the last byte of object code in the instruction.

## CCR

### Effects

| S | X | H | I | N | Z | V | C |
|---|---|---|---|---|---|---|---|
| – | – | – | – | – | – | – | – |

## Code and CPU Cycles

| Source Form               | Address Mode | Machine Code (Hex) | CPU Cycles                      |
|---------------------------|--------------|--------------------|---------------------------------|
| DBNE <i>abdxysp, rel9</i> | REL (9-bit)  | 04 1b rr           | PPP (branch)<br>PPO (no branch) |

| Loop Primitive Postbyte (1b) Coding |                       |             |                  |          |
|-------------------------------------|-----------------------|-------------|------------------|----------|
| Source Form                         | Postbyte <sup>1</sup> | Object Code | Counter Register | Offset   |
| DBNE A, <i>rel9</i>                 | 0010 X000             | 04 20 rr    | A                | Positive |
| DBNE B, <i>rel9</i>                 | 0010 X001             | 04 21 rr    | B                |          |
| DBNE D, <i>rel9</i>                 | 0010 X100             | 04 24 rr    | D                |          |
| DBNE X, <i>rel9</i>                 | 0010 X101             | 04 25 rr    | X                |          |
| DBNE Y, <i>rel9</i>                 | 0010 X110             | 04 26 rr    | Y                |          |
| DBNE SP, <i>rel9</i>                | 0010 X111             | 04 27 rr    | SP               |          |
| DBNE A, <i>rel9</i>                 | 0011 X000             | 04 30 rr    | A                | Negative |
| DBNE B, <i>rel9</i>                 | 0011 X001             | 04 31 rr    | B                |          |
| DBNE D, <i>rel9</i>                 | 0011 X100             | 04 34 rr    | D                |          |
| DBNE X, <i>rel9</i>                 | 0011 X101             | 04 35 rr    | X                |          |
| DBNE Y, <i>rel9</i>                 | 0011 X110             | 04 36 rr    | Y                |          |
| DBNE SP, <i>rel9</i>                | 0011 X111             | 04 37 rr    | SP               |          |

### NOTES:

- Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit; bit 3 is not used; bits 2:1:0 select the counter register.

Core User Guide — S12CPU15UG V1.2

| Source Form   | Operation   | Address Mode  | Machine Coding (Hex)  | Access Detail  | S X H I N Z V C                                      |
|---|---|---|---|--|--|
| STY <i>opr8a</i><br>STY <i>opr16a</i><br>STY <i>opr0_xysppc</i><br>STY <i>opr9_xysppc</i><br>STY <i>opr16_xysppc</i><br>STY [D, <i>xysppc</i> ]<br>STY [ <i>opr16_xysppc</i> ]                                | Store Y<br>(Y <sub>H</sub> :Y <sub>L</sub> )⇒M:M+1  | DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2]        | 5D dd<br>7D hh ll<br>6D xb<br>6D xb ff<br>6D xb ee ff<br>6D xb<br>6D xb ee ff             | PW<br>PWO<br>PW<br>PWO<br>PWP<br>PIfW<br>PIPW              | [-][-][-][Δ][Δ][0][-]                                |
| SUBA # <i>opr8i</i><br>SUBA <i>opr8a</i><br>SUBA <i>opr16a</i><br>SUBA <i>opr0_xysppc</i><br>SUBA <i>opr9_xysppc</i><br>SUBA <i>opr16_xysppc</i><br>SUBA [D, <i>xysppc</i> ]<br>SUBA [ <i>opr16_xysppc</i> ]  | Subtract from A<br>(A)-(M)⇒A<br>or (A)-imm⇒A  | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 80 ii<br>90 dd<br>E0 hh ll<br>A0 xb<br>A0 xb ff<br>A0 xb ee ff<br>A0 xb<br>A0 xb ee ff    | P<br>rPf<br>rPO<br>rPf<br>rPO<br>frPP<br>fIfrPf<br>fIPrPf  | [-][-][-][Δ][Δ][Δ][Δ]                                |
| SUBB # <i>opr8i</i><br>SUBB <i>opr8a</i><br>SUBB <i>opr16a</i><br>SUBB <i>opr0_xysppc</i><br>SUBB <i>opr9_xysppc</i><br>SUBB <i>opr16_xysppc</i><br>SUBB [D, <i>xysppc</i> ]<br>SUBB [ <i>opr16_xysppc</i> ]  | Subtract from B<br>(B)-(M)⇒B<br>or (B)-imm⇒B  | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | C0 ii<br>D0 dd<br>F0 hh ll<br>E0 xb<br>E0 xb ff<br>E0 xb ee ff<br>E0 xb<br>E0 xb ee ff    | P<br>rPf<br>rPO<br>rPf<br>rPO<br>frPP<br>fIfrPf<br>fIPrPf  | [-][-][-][Δ][Δ][Δ][Δ]                                |
| SUBD # <i>opr16i</i><br>SUBD <i>opr8a</i><br>SUBD <i>opr16a</i><br>SUBD <i>opr0_xysppc</i><br>SUBD <i>opr9_xysppc</i><br>SUBD <i>opr16_xysppc</i><br>SUBD [D, <i>xysppc</i> ]<br>SUBD [ <i>opr16_xysppc</i> ] | Subtract from D<br>(A:B)-(M:M+1)⇒A:B<br>or (A:B)-imm⇒A:B  | IMM<br>DIR<br>EXT<br>IDX<br>IDX1<br>IDX2<br>[D,IDX]<br>[IDX2] | 83 jj kk<br>93 dd<br>B3 hh ll<br>A3 xb<br>A3 xb ff<br>A3 xb ee ff<br>A3 xb<br>A3 xb ee ff | PO<br>RPF<br>RPO<br>RPF<br>RPO<br>fRPP<br>fIfRPF<br>fIPRPF | [-][-][-][Δ][Δ][Δ][Δ]                                |
| SWI   | Software interrupt; (SP)-2⇒SP<br>RTN <sub>H</sub> :RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub><br>(SP)-2⇒SP; (Y <sub>H</sub> :Y <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub><br>(SP)-2⇒SP; (X <sub>H</sub> :X <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub><br>(SP)-2⇒SP; (B:A)⇒M <sub>SP</sub> :M <sub>SP+1</sub><br>(SP)-1⇒SP; (CCR)⇒M <sub>SP</sub> ; 1⇒1<br>(SWI vector)⇒PC | INH   | 3F  | VSPSSPSP*  | [-][-][1][-][-][-][-]                                |
| *The CPU also uses VSPSSPSP for hardware interrupts and unimplemented opcode traps.   |   |   |   |  |  |
| TAB   | Transfer A to B; (A)⇒B  | INH   | 18 0E   | OO   | [-][-][-][Δ][Δ][0][-]                                |
| TAP   | Transfer A to CCR; (A)⇒CCR<br>Assembled as TFR A, CCR   | INH   | B7 02   | P  | [Δ][Δ][Δ][Δ][Δ][Δ][Δ]                                |
| TBA   | Transfer B to A; (B)⇒A  | INH   | 18 0F   | OO   | [-][-][-][Δ][Δ][0][-]                                |
| TBEQ <i>abcdxysp,rel9</i>   | Test and branch if equal to 0<br>If (counter)=0, then (PC)+2+rel⇒PC   | REL<br>(9-bit)  | 04 1b rr  | PPP (branch)<br>PPO (no branch)                            | [-][-][-][-][-][-][-]                                |
| TBL <i>opr0_xysppc</i>  | Table lookup and interpolate, 8-bit<br>(M)+[(B)×((M+1)-(M))]<br>⇒A  | IDX   | 18 3D xb  | ORfffP   | [-][-][-][Δ][Δ][Δ][Δ]                                |
| TBNE <i>abcdxysp,rel9</i>   | Test and branch if not equal to 0<br>If (counter)≠0, then (PC)+2+rel⇒PC   | REL<br>(9-bit)  | 04 1b rr  | PPP (branch)<br>PPO (no branch)                            | [-][-][-][-][-][-][-]                                |
| TFR <i>abcdxysp,abcdxysp</i>  | Transfer from register to register<br>(r1)⇒r2r1 and r2 same size<br>\$00:(r1)⇒r2r1=8-bit; r2=16-bit<br>(r1 <sub>L</sub> )⇒r2r1=16-bit; r2=8-bit   | INH   | B7 eb   | P  | [-][-][-][-][-][-][-]<br>or<br>[Δ][Δ][Δ][Δ][Δ][Δ][Δ] |
| TPASame as TFR CCR, A   | Transfer CCR to A; (CCR)⇒A  | INH   | B7 20   | P  | [-][-][-][-][-][-][-]                                |

### MC9S12 Cycles

- MC9S12 works on 48 MHz clock
- A processor cycle takes 2 clock cycles – P clock is 24 MHz
- Each processor cycle takes 41.7 ns ( $1/24 \mu\text{s}$ ) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the S12CPUV2 Reference Manual.
  - For example, LDAA using the IMM addressing mode shows one CPU cycle (of type P).
  - LDAA using the EXT addressing mode shows three CPU cycles (of type rPO).
  - Section 6.6 of the S12CPUV2 Reference Manual explains what the MC9S12 is doing during each of the different types of CPU cycles.

```

000                org $2000    ; Inst  Mode  Cycles
2000 C6 0A          ldab #10    ; LDAB  (IMM)   1
2002 87           loop: clra    ; CLRA  (INH)   1
2003 04 31 FC      dbne b,loop  ; DBNE  (REL)   3
2006 3F           swi          ; SWI           9

```

The program executes the `ldab #10` instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the `swi` instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

Core User Guide — S12CPU15UG V1.2

# LDAB

Load B

# LDAB

**Operation** (M) ⇒ B  
or  
imm ⇒ B

Loads B with either the value in M or an immediate value.

**CCR****Effects**

| S | X | H | I | N | Z | V | C |
|---|---|---|---|---|---|---|---|
| - | - | - | - | Δ | Δ | 0 | - |

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

**Code and  
CPU  
Cycles**

| Source Form          | Address Mode | Machine Code (Hex) | CPU Cycles |
|----------------------|--------------|--------------------|------------|
| LDAB #opr8i          | IMM          | C6 ii              | P          |
| LDAB opr8a           | DIR          | D6 dd              | rPf        |
| LDAB opr16a          | EXT          | F6 hh ll           | rPO        |
| LDAB oprx0_xysppc    | IDX          | E6 xb              | rPf        |
| LDAB oprx9_xysppc    | IDX1         | E6 xb ff           | rPO        |
| LDAB oprx16_xysppc   | IDX2         | E6 xb ee ff        | frPP       |
| LDAB [D,xysppc]      | [D,IDX]      | E6 xb              | fIfrPf     |
| LDAB [oprx16,xysppc] | [IDX2]       | E6 xb ee ff        | fIPrPf     |