

## Summary of MC9S12 addressing modes

**ADDRESSING MODES**

Name	Example	Op Code	Effective Address
<b>INH</b> <b>Inherent</b>	<b>ABA</b>	<b>18 06</b>	<b>None</b>
<b>IMM</b> <b>Immediate</b>	<b>LDAA #\$35</b>	<b>86 35</b>	<b>PC + 1</b>
<b>DIR</b> <b>Direct</b>	<b>LDAA \$35</b>	<b>96 35</b>	<b>0x0035</b>
<b>EXT</b> <b>Extended</b>	<b>LDAA \$2035</b>	<b>B6 20 35</b>	<b>0x0935</b>
<b>IDX</b> <b>Indexed</b>	<b>LDAA 3, X</b>	<b>A6 03</b>	<b>X + 3</b>
<b>IDX1</b>	<b>LDAA 30, X</b>	<b>A6 E0 13</b>	<b>X + 30</b>
<b>IDX2</b>	<b>LDAA 300, X</b>	<b>A6 E2 01 2C</b>	<b>X + 300</b>
<b>IDX</b> <b>Indexed Postincrement</b>	<b>LDAA 3, X+</b>	<b>A6 32</b>	<b>X    (X+3 -&gt; X)</b>
<b>IDX</b> <b>Indexed Preincrement</b>	<b>LDAA 3, +X</b>	<b>A6 22</b>	<b>X+3 (X+3 -&gt; X)</b>
<b>IDX</b> <b>Indexed Postdecrement</b>	<b>LDAA 3, X-</b>	<b>A6 3D</b>	<b>X    (X-3 -&gt; X)</b>
<b>IDX</b> <b>Indexed Predecrement</b>	<b>LDAA 3, -X</b>	<b>A6 2D</b>	<b>X-3 (X-3 -&gt; X)</b>
<b>REL</b> <b>Relative</b>	<b>BRA \$1050</b> <b>LBRA \$1F00</b>	<b>20 23</b> <b>18 20 0E CF</b>	<b>PC + 2 + Offset</b> <b>PC + 4 + Offset</b>

A few instructions have **two** effective addresses:

- **MOVB #\$AA,\$1C00**    Move byte 0xAA (IMM) to address \$1C00 (EXT)
- **MOVW 0,X,0,Y**    Move word from address pointed to by X (IDX) to address pointed to by Y (IDX)

A few instructions have **three** effective addresses:

- **BRSET F00,\$#03,LABEL**    Branch to LABEL (REL) if bits \$#03 (IMM) of variable F00 (EXT) are set.

## Using X and Y as Pointers

- Registers X and Y are often used to point to data.
- To initialize pointer use

```
ldx    #table
```

**not**

```
ldx    table
```

- For example, the following loads the address of `table` (\$1000) into X; i.e., X will point to `table`:

```
ldx    #table    ; Address of table => X
```

The following puts the first two bytes of `table` (\$0C7A) into X. X will **not** point to `table`:

```
ldx    table    ; First two bytes of table => X
```

- To step through `table`, need to increment pointer after use

```
ldaa   0,x
inx
```

or

```
ldaa   1,x+
```

<b>table</b>	<b>0C</b>
	<b>7A</b>
	<b>D5</b>
	<b>00</b>
	<b>61</b>
	<b>62</b>
	<b>63</b>
	<b>64</b>

```
table:  org    $900
        dc.b  12,122,-43,0
        dc.b  'a','b','c','d'
```

Which branch instruction should you use?

Branch if A > B

Is 0xFF > 0x00?

---

If unsigned, 0xFF = 255 and 0x00 = 0,

so 0xFF > 0x00

---

If signed, 0xFF = -1 and 0x00 = 0,

so 0xFF < 0x00

---

Using unsigned numbers: BHI (checks C bit of OCR)

Using signed numbers: BGT (checks V bit of OCR)

For unsigned numbers, use branch instructions which check C bit

For signed numbers, use branch instructions which check V bit

## Hand Assembling a Program

To hand-assemble a program, do the following:

1. Start with the `org` statement, which shows where the first byte of the program will go into memory.  
(E.g., `org $2000` will put the first instruction at address \$2000.)
2. Look at the first instruction. Determine the addressing mode used.  
(E.g., `ldab #10` uses IMM mode.)
3. Look up the instruction in the **MC9S12 S12CPUV2 Reference Manual**, find the appropriate Addressing Mode, and the Object Code for that addressing mode.  
(E.g., `ldab IMM` has object code `C6 ii`.)
  - Table A-1 of the **S12CPUV2 Reference Manual** has a concise summary of the instructions, addressing modes, op-codes, and cycles.
4. Put in the object code for the instruction, and put in the appropriate operand. Be careful to convert decimal operands to hex operands if necessary.  
(E.g., `ldab #10` becomes `C6 0A`.)
5. Add the number of bytes of this instruction to the address of the instruction to determine the address of the next instruction.  
(E.g., `$2000 + 2 = $2002` will be the starting address of the next instruction.)

```
        org    $2000
        ldab  #10
loop:   clra
        dbne  b,loop
        swi
```

Table A-1. Instruction Set Summary (Sheet 7 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
				HCS12	M68HC12		
LBGT <i>rel16</i>	Long Branch if Greater Than (if $Z + (N \oplus V) = 0$ ) (signed)	REL	18 2E qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBHI <i>rel16</i>	Long Branch if Higher (if $C + Z = 0$ ) (unsigned)	REL	18 22 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBHS <i>rel16</i>	Long Branch if Higher or Same (if $C = 0$ ) (unsigned) same function as LBCC	REL	18 24 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBLF <i>rel16</i>	Long Branch if Less Than or Equal (if $Z + (N \oplus V) = 1$ ) (signed)	REL	18 2F qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBLO <i>rel16</i>	Long Branch if Lower (if $C = 1$ ) (unsigned) same function as LBCCS	REL	18 25 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBLS <i>rel16</i>	Long Branch if Lower or Same (if $C + Z = 1$ ) (unsigned)	REL	18 23 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBLT <i>rel16</i>	Long Branch if Less Than (if $N \oplus V = 1$ ) (signed)	REL	18 2D qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBMI <i>rel16</i>	Long Branch if Minus (if $N = 1$ )	REL	18 2B qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBNE <i>rel16</i>	Long Branch if Not Equal (if $Z = 0$ )	REL	18 26 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBPL <i>rel16</i>	Long Branch if Plus (if $N = 0$ )	REL	18 2A qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBRA <i>rel16</i>	Long Branch Always (if 1=1)	REL	18 20 qq rr	OPPP	OPPP	----	----
LB RN <i>rel16</i>	Long Branch Never (if 1 = 0)	REL	18 21 qq rr	OPO	OPO	----	----
LBVC <i>rel16</i>	Long Branch if Overflow Bit Clear (if $V=0$ )	REL	18 28 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LBVS <i>rel16</i>	Long Branch if Overflow Bit Set (if $V = 1$ )	REL	18 29 qq rr	OPPP/OPO <sup>1</sup>	OPPP/OPO <sup>1</sup>	----	----
LDAA # <i>opr8i</i> LDAA <i>opr8a</i> LDAA <i>opr16a</i> LDAA <i>opr0_xysp</i> LDAA <i>opr9_xysp</i> LDAA <i>opr16_xysp</i> LDAA [D, <i>xysp</i> ] LDAA [ <i>opr16_xysp</i> ]	(M) ⇒ A Load Accumulator A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	86 ii 96 dd B6 hh ll A6 xb A6 xb ff A6 xb ee ff A6 xb A6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	P rPf rOP rPf rPO frPP fIfrPf fIPrPf	----	Δ Δ 0-
LDAB # <i>opr8i</i> LDAB <i>opr8a</i> LDAB <i>opr16a</i> LDAB <i>opr0_xysp</i> LDAB <i>opr9_xysp</i> LDAB <i>opr16_xysp</i> LDAB [D, <i>xysp</i> ] LDAB [ <i>opr16_xysp</i> ]	(M) ⇒ B Load Accumulator B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C6 ii D6 dd F6 hh ll E6 xb E6 xb ff E6 xb ee ff E6 xb E6 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	P rPf rOP rPf rPO frPP fIfrPf fIPrPf	----	Δ Δ 0-
LDD # <i>opr16i</i> LDD <i>opr8a</i> LDD <i>opr16a</i> LDD <i>opr0_xysp</i> LDD <i>opr9_xysp</i> LDD <i>opr16_xysp</i> LDD [D, <i>xysp</i> ] LDD [ <i>opr16_xysp</i> ]	(M:M+1) ⇒ A:B Load Double Accumulator D (A:B)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CC jj kk DC dd FC hh ll EC xb EC xb ff EC xb ee ff EC xb EC xb ee ff	PO rPf RPO rPf RPO frPP fIfrPf fIPrPf	OP rPf ROP rPf RPO frPP fIfrPf fIPrPf	----	Δ Δ 0-
LDS # <i>opr16i</i> LDS <i>opr8a</i> LDS <i>opr16a</i> LDS <i>opr0_xysp</i> LDS <i>opr9_xysp</i> LDS <i>opr16_xysp</i> LDS [D, <i>xysp</i> ] LDS [ <i>opr16_xysp</i> ]	(M:M+1) ⇒ SP Load Stack Pointer	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CF jj kk DF dd FF hh ll EF xb EF xb ff EF xb ee ff EF xb EF xb ee ff	PO rPf RPO rPf RPO frPP fIfrPf fIPrPf	OP rPf ROP rPf RPO frPP fIfrPf fIPrPf	----	Δ Δ 0-
LDX # <i>opr16i</i> LDX <i>opr8a</i> LDX <i>opr16a</i> LDX <i>opr0_xysp</i> LDX <i>opr9_xysp</i> LDX <i>opr16_xysp</i> LDX [D, <i>xysp</i> ] LDX [ <i>opr16_xysp</i> ]	(M:M+1) ⇒ X Load Index Register X	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	CE jj kk DE dd FE hh ll EE xb EE xb ff EE xb ee ff EE xb EE xb ee ff	PO rPf RPO rPf RPO frPP fIfrPf fIPrPf	OP rPf ROP rPf RPO frPP fIfrPf fIPrPf	----	Δ Δ 0-

Note 1. OPPP/OPO indicates this instruction takes four cycles to refill the instruction queue if the branch is taken and three cycles if the branch is not taken.

Table A-1. Instruction Set Summary (Sheet 3 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
				HCS12	M68HC12		
BLS <i>rel8</i>	Branch if Lower or Same (if C + Z = 1) (unsigned)	REL	23 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>	----	----
BLT <i>rel8</i>	Branch if Less Than (if N ⊕ V = 1) (signed)	REL	2D rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>	----	----
BMI <i>rel8</i>	Branch if Minus (if N = 1)	REL	2B rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>	----	----
BNE <i>rel8</i>	Branch if Not Equal (if Z = 0)	REL	26 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>	----	----
BPL <i>rel8</i>	Branch if Plus (if N = 0)	REL	2A rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>	----	----
BRA <i>rel8</i>	Branch Always (if 1 = 1)	REL	20 rr	PPP	PPP	----	----
BRCLR <i>opr8a, msk8, rel8</i> BRCLR <i>opr16a, msk8, rel8</i> BRCLR <i>opr0_xysp, msk8, rel8</i> BRCLR <i>opr9_xysp, msk8, rel8</i> BRCLR <i>opr16_xysp, msk8, rel8</i>	Branch if (M) • (mm) = 0 (if All Selected Bit(s) Clear)	DIR EXT IDX IDX1 IDX2	4F cd mm rr 1F hh ll mm rr 0F xb mm rr 0F xb ff mm rr 0F xb ee ff mm rr	rPPP rPPP rPPP rPPP rPrPPP	rPPP rPPP rPPP rPPP frPPP	----	----
BRN <i>rel8</i>	Branch Never (if 1 = 0)	REL	21 rr	P	P	----	----
BRSET <i>opr8, msk8, rel8</i> BRSET <i>opr16a, msk8, rel8</i> BRSET <i>opr0_xysp, msk8, rel8</i> BRSET <i>opr9_xysp, msk8, rel8</i> BRSET <i>opr16_xysp, msk8, rel8</i>	Branch if (M̄) • (mm) = 0 (if All Selected Bit(s) Set)	DIR EXT IDX IDX1 IDX2	4E cd mm rr 1E hh ll mm rr 0E xb mm rr 0E xb ff mm rr 0E xb ee ff mm rr	rPPP rPPP rPPP rPPP rPrPPP	rPPP rPPP rPPP rPPP frPPP	----	----
BSET <i>opr8, msk8</i> BSET <i>opr16a, msk8</i> BSET <i>opr0_xysp, msk8</i> BSET <i>opr9_xysp, msk8</i> BSET <i>opr16_xysp, msk8</i>	(M) + (mm) ⇒ M Set Bit(s) in Memory	DIR EXT IDX IDX1 IDX2	4C cd mm 1C hh ll mm 0C xb mm 0C xb ff mm 0C xb ee ff mm	rPwO rPwP rPwO rPwP frPwPO	rPwO rPwP rPwO rPwP frPwOP	----	Δ Δ 0-
BSR <i>rel8</i>	(SP) - 2 ⇒ SP; RTN <sub>n</sub> ; RTN <sub>n</sub> ⇒ M <sub>(SP);M<sub>(SP+1)</sub></sub> Subroutine address ⇒ PC Branch to Subroutine	REL	07 rr	SPPP	PPPS	----	----
BVC <i>rel8</i>	Branch if Overflow Bit Clear (if V = 0)	REL	28 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>	----	----
BVS <i>rel8</i>	Branch if Overflow Bit Set (if V = 1)	REL	29 rr	PPP/P <sup>1</sup>	PPP/P <sup>1</sup>	----	----
CALL <i>opr16a, page</i> CALL <i>opr0_xysp, page</i> CALL <i>opr9_xysp, page</i> CALL <i>opr16_xysp, page</i> CALL [D, <i>xysp</i> ] CALL [ <i>opr16, xysp</i> ]	(SP) - 2 ⇒ SP; RTN <sub>n</sub> ; RTN <sub>n</sub> ⇒ M <sub>(SP);M<sub>(SP+1)</sub></sub> (SP) - 1 ⇒ SP; (PPG) ⇒ M <sub>(SP)</sub> ; pg ⇒ PPAGE register; Program address ⇒ PC  Call subroutine in extended memory (Program may be located on another expansion memory page.)  Indirect modes get program address and new pg value based on pointer.	EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	4A hh ll pg 4B xb pg 4B xb ff pg 4B xb ee ff pg 4B xb 4B xb ee ff	gnSsPPP gnSsPPP gnSsPPP fgnSsPPP fIignSsPPP fIignSsPPP	gnfSsPPP gnfSsPPP gnfSsPPP fgnfSsPPP fIignSsPPP fIignSsPPP	----	----
CBA	(A) - (B) Compare 8-Bit Accumulators	INH	18 17	OO	OO	----	Δ Δ Δ Δ
CLC	0 ⇒ C Translates to ANDCC #SFE	IMM	10 FE	P	P	----	---0
CLI	0 ⇒ I Translates to ANDCC #SEF (enables I-bit interrupts)	IMM	10 EF	P	P	---0	----
CLR <i>opr16a</i> CLR <i>opr0_xysp</i> CLR <i>opr9_xysp</i> CLR <i>opr16_xysp</i> CLR [D, <i>xysp</i> ] CLR [ <i>opr16, xysp</i> ] CLRA CLRB	0 ⇒ M Clear Memory Location  0 ⇒ A Clear Accumulator A 0 ⇒ B Clear Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	79 hh ll 69 xb 69 xb ff 69 xb ee ff 69 xb ee ff 87 C7	PwO Pw PwO PwP PIFw PIFw O O	wOP Pw PwO PwP PIFPw PIFPw O O	----	0 1 0 0
CLV	0 ⇒ V Translates to ANDCC #SFD	IMM	10 FD	P	P	----	--0-

Note 1. PPP/P indicates this instruction takes three cycles to refill the instruction queue if the branch is taken and one program fetch cycle if the branch is not taken.

CMPA # <i>opr8i</i> CMPA <i>opr8a</i> CMPA <i>opr16a</i> CMPA <i>opr0_xysp</i> CMPA <i>opr9_xysp</i> CMPA <i>opr16_xysp</i> CMPA [D, <i>xysp</i> ] CMPA [ <i>opr16, xysp</i> ]	(A) - (M) Compare Accumulator A with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	81 ii 91 cd B1 hh ll A1 xb A1 xb ff A1 xb ee ff A1 xb A1 xb ee ff	P rPf rPO rPf rPO rPrPP rPrPP fIfrPf fIfrPf	P rPf rPO rPf rPO rPrPP rPrPP fIfrPf fIfrPf	----	Δ Δ Δ Δ
---	--	---	--	---	---	------	---------

Table A-1. Instruction Set Summary (Sheet 4 of 14)

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
				HCS12	M68HC12		
CMPB #opr8i CMPB opr8a CMPB opr16a CMPB oprx0_xysp CMPB oprx9_xysp CMPB oprx16_xysp CMPB [D_xysp] CMPB [oprx16_xysp]	(B) – (M) Compare Accumulator B with Memory	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C1 ii D1 dd F1 hh ll E1 xb E1 xb ff E1 xb ee ff E1 xb ee ff	rP rPf rPO rPF rPP fIFrPf fIPrPf	rP rPf rPO rPF rPP fIFrPf fIPrPf	----	Δ Δ Δ Δ
COM opr16a COM oprx0_xysp COM oprx9_xysp COM oprx16_xysp COM [D_xysp] COM [oprx16_xysp] COMA COMB	( $\bar{M}$ ) ⇒ M equivalent to SFF – (M) ⇒ M 1's Complement Memory Location  ( $\bar{A}$ ) ⇒ A Complement Accumulator A ( $\bar{B}$ ) ⇒ B Complement Accumulator B	EXT IDX IDX1 IDX2 [D,IDX] [IDX2] INH INH	71 hh ll 61 xb 61 xb ff 61 xb ee ff 61 xb 61 xb ee ff 41 51	rPwO rPw rPwO frPwP fIFrPw fIPrPw O O	rOPw rPw rPOw frPPw fIFrPw fIPrPw O O	----	Δ Δ 0 1
CPD #opr16i CPD opr8a CPD opr16a CPD oprx0_xysp CPD oprx9_xysp CPD oprx16_xysp CPD [D_xysp] CPD [oprx16_xysp]	(A:B) – (M:M+1) Compare D to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8C jj kk 9C dd BC hh ll AC xb AC xb ff AC xb ee ff AC xb AC xb ee ff	PO RPF RPO RPF RPO FRPP fIFRPf fIPRPf	OP RPF RPO RPF RPO FRPP fIFRPf fIPRPf	----	Δ Δ Δ Δ
CPS #opr16i CPS opr8a CPS opr16a CPS oprx0_xysp CPS oprx9_xysp CPS oprx16_xysp CPS [D_xysp] CPS [oprx16_xysp]	(SP) – (M:M+1) Compare SP to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8F jj kk 9F dd BF hh ll AF xb AF xb ff AF xb ee ff AF xb AF xb ee ff	PO RPF RPO RPF RPO FRPP fIFRPf fIPRPf	OP RPF RPO RPF RPO FRPP fIFRPf fIPRPf	----	Δ Δ Δ Δ
CPX #opr16i CPX opr8a CPX opr16a CPX oprx0_xysp CPX oprx9_xysp CPX oprx16_xysp CPX [D_xysp] CPX [oprx16_xysp]	(X) – (M:M+1) Compare X to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8E jj kk 9E dd BE hh ll AE xb AE xb ff AE xb ee ff AE xb AE xb ee ff	PO RPF RPO RPF RPO FRPP fIFRPf fIPRPf	OP RPF RPO RPF RPO FRPP fIFRPf fIPRPf	----	Δ Δ Δ Δ
CPY #opr16i CPY opr8a CPY opr16a CPY oprx0_xysp CPY oprx9_xysp CPY oprx16_xysp CPY [D_xysp] CPY [oprx16_xysp]	(Y) – (M:M+1) Compare Y to Memory (16-Bit)	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	8D jj kk 9D dd BD hh ll AD xb AD xb ff AD xb ee ff AD xb AD xb ee ff	PO RPF RPO RPF RPO FRPP fIFRPf fIPRPf	OP RPF RPO RPF RPO FRPP fIFRPf fIPRPf	----	Δ Δ Δ Δ
DAA	Adjust Sum to BCD Decimal Adjust Accumulator A	INH	18 07	OfO	OfO	----	Δ Δ ? Δ
DBEQ abdxys, rel9	(cnt) – 1 ⇒ cnt if (cnt) = 0, then Branch else Continue to next instruction  Decrement Counter and Branch if = 0 (cnt = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	PPP	----	----
DBNE abdxys, rel9	(cnt) – 1 ⇒ cnt if (cnt) not = 0, then Branch; else Continue to next instruction  Decrement Counter and Branch if ≠ 0 (cnt = A, B, D, X, Y, or SP)	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	PPP	----	----

Core User Guide — S12CPU15UG V1.2

Source Form	Operation	Address Mode	Machine Coding (Hex)	Access Detail	S X H I N Z V C
STY <i>opr8a</i> STY <i>opr16a</i> STY <i>opr0_xysppc</i> STY <i>opr9_xysppc</i> STY <i>opr16_xysppc</i> STY [D, <i>xysppc</i> ] STY [ <i>opr16_xysppc</i> ]	Store Y (Y <sub>H</sub> :Y <sub>L</sub> )⇒M:M+1	DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	5D dd 7D hh ll 6D xb 6D xb ff 6D xb ee ff 6D xb 6D xb ee ff	PW PWO PW PWO PWP PIfW PIPW	[-][-][-][Δ][Δ][0][-]
SUBA # <i>opr8i</i> SUBA <i>opr8a</i> SUBA <i>opr16a</i> SUBA <i>opr0_xysppc</i> SUBA <i>opr9_xysppc</i> SUBA <i>opr16_xysppc</i> SUBA [D, <i>xysppc</i> ] SUBA [ <i>opr16_xysppc</i> ]	Subtract from A (A)-(M)⇒A or (A)-imm⇒A	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	80 ii 90 dd B0 hh ll A0 xb A0 xb ff A0 xb ee ff A0 xb A0 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[-][-][-][Δ][Δ][Δ][Δ]
SUBB # <i>opr8i</i> SUBB <i>opr8a</i> SUBB <i>opr16a</i> SUBB <i>opr0_xysppc</i> SUBB <i>opr9_xysppc</i> SUBB <i>opr16_xysppc</i> SUBB [D, <i>xysppc</i> ] SUBB [ <i>opr16_xysppc</i> ]	Subtract from B (B)-(M)⇒B or (B)-imm⇒B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	C0 ii D0 dd F0 hh ll E0 xb E0 xb ff E0 xb ee ff E0 xb E0 xb ee ff	P rPf rPO rPf rPO frPP fIfrPf fIPrPf	[-][-][-][Δ][Δ][Δ][Δ]
SUBD # <i>opr16i</i> SUBD <i>opr8a</i> SUBD <i>opr16a</i> SUBD <i>opr0_xysppc</i> SUBD <i>opr9_xysppc</i> SUBD <i>opr16_xysppc</i> SUBD [D, <i>xysppc</i> ] SUBD [ <i>opr16_xysppc</i> ]	Subtract from D (A:B)-(M:M+1)⇒A:B or (A:B)-imm⇒A:B	IMM DIR EXT IDX IDX1 IDX2 [D,IDX] [IDX2]	83 jj kk 93 dd B3 hh ll A3 xb A3 xb ff A3 xb ee ff A3 xb A3 xb ee ff	PO RPF RPO RPF RPO fRPP fIfRPF fIPrPF	[-][-][-][Δ][Δ][Δ][Δ]
SWI	Software interrupt; (SP)-2⇒SP RTN <sub>H</sub> :RTN <sub>L</sub> ⇒M <sub>SP</sub> :M <sub>SP+1</sub> (SP)-2⇒SP; (Y <sub>H</sub> :Y <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub> (SP)-2⇒SP; (X <sub>H</sub> :X <sub>L</sub> )⇒M <sub>SP</sub> :M <sub>SP+1</sub> (SP)-2⇒SP; (B:A)⇒M <sub>SP</sub> :M <sub>SP+1</sub> (SP)-1⇒SP; (CCR)⇒M <sub>SP</sub> ; 1⇒1 (SWI vector)⇒PC	INH	3F	VSPSSPSP*	[-][-]1[-][-]
*The CPU also uses VSPSSPSP for hardware interrupts and unimplemented opcode traps.					
TAB	Transfer A to B; (A)⇒B	INH	18 0E	OO	[-][-][-][Δ][Δ][0][-]
TAP	Transfer A to CCR; (A)⇒CCR Assembled as TFR A, CCR	INH	B7 02	P	[Δ][Δ][Δ][Δ][Δ][Δ][Δ]
TBA	Transfer B to A; (B)⇒A	INH	18 0F	OO	[-][-][-][Δ][Δ][0][-]
TBEQ <i>abcdxysp,rel9</i>	Test and branch if equal to 0 If (counter)=0, then (PC)+2+rel⇒PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[-][-][-][-][-]
TBL <i>opr0_xysppc</i>	Table lookup and interpolate, 8-bit (M)+[(B)×((M+1)-(M))] ⇒A	IDX	18 3D xb	ORfffP	[-][-][-][Δ][Δ][Δ][Δ]
TBNE <i>abcdxysp,rel9</i>	Test and branch if not equal to 0 If (counter)≠0, then (PC)+2+rel⇒PC	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)	[-][-][-][-][-]
TFR <i>abcdxysp,abcdxysp</i>	Transfer from register to register (r1)⇒r2r1 and r2 same size \$00:(r1)⇒r2r1=8-bit; r2=16-bit (r1 <sub>L</sub> )⇒r2r1=16-bit; r2=8-bit	INH	B7 eb	P	[-][-][-][-][-] or [Δ][Δ][Δ][Δ][Δ][Δ][Δ]
TPASame as TFR CCR, A	Transfer CCR to A; (CCR)⇒A	INH	B7 20	P	[-][-][-][-][-]



# DBNE Decrement and Branch if Not Equal to Zero DBNE

**Operation** (counter) – 1 ⇒ counter  
 If (counter) not = 0, then (PC) + \$0003 + rel ⇒ PC

Subtracts one from the counter register A, B, D, X, Y, or SP. Branches to a relative destination if the counter register does not reach zero. Rel is a 9-bit two's complement offset for branching forward or backward in memory. Branching range is \$100 to \$0FF (–256 to +255) from the address following the last byte of object code in the instruction.

## CCR

### Effects

S	X	H	I	N	Z	V	C
–	–	–	–	–	–	–	–

## Code and CPU Cycles

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
DBNE <i>abdxysp, rel9</i>	REL (9-bit)	04 1b rr	PPP (branch) PPO (no branch)

Loop Primitive Postbyte (1b) Coding				
Source Form	Postbyte <sup>1</sup>	Object Code	Counter Register	Offset
DBNE A, <i>rel9</i>	0010 X000	04 20 rr	A	Positive
DBNE B, <i>rel9</i>	0010 X001	04 21 rr	B	
DBNE D, <i>rel9</i>	0010 X100	04 24 rr	D	
DBNE X, <i>rel9</i>	0010 X101	04 25 rr	X	
DBNE Y, <i>rel9</i>	0010 X110	04 26 rr	Y	
DBNE SP, <i>rel9</i>	0010 X111	04 27 rr	SP	
DBNE A, <i>rel9</i>	0011 X000	04 30 rr	A	Negative
DBNE B, <i>rel9</i>	0011 X001	04 31 rr	B	
DBNE D, <i>rel9</i>	0011 X100	04 34 rr	D	
DBNE X, <i>rel9</i>	0011 X101	04 35 rr	X	
DBNE Y, <i>rel9</i>	0011 X110	04 36 rr	Y	
DBNE SP, <i>rel9</i>	0011 X111	04 37 rr	SP	

### NOTES:

- Bits 7:6:5 select DBEQ or DBNE; bit 4 is the offset sign bit; bit 3 is not used; bits 2:1:0 select the counter register.

### MC9S12 Cycles

- MC9S12 on the Dragon12-Plus board works on 48 MHz clock
- A processor cycle takes 2 clock cycles – P clock is 24 MHz
- Each processor cycle takes 41.7 ns ( $1/24 \mu\text{s}$ ) to execute
- An instruction takes from 1 to 12 processor cycles to execute
- You can determine how many cycles an instruction takes by looking up the CPU cycles for that instruction in the S12CPUV2 Reference Manual.
  - For example, LDAA using the IMM addressing mode shows one CPU cycle (of type P).
  - LDAA using the EXT addressing mode shows three CPU cycles (of type rPO).
  - Section 6.6 of the S12CPUV2 Reference Manual explains what the MC9S12 is doing during each of the different types of CPU cycles.

```

000                org $2000    ; Inst  Mode  Cycles
2000 C6 0A          ldab #10     ; LDAB  (IMM)   1
2002 87           loop: clra     ; CLRA  (INH)   1
2003 04 31 FC      dbne b,loop   ; DBNE  (REL)   3
2006 3F           swi           ; SWI                9

```

The program executes the `ldab #10` instruction once (which takes one cycle). It then goes through loop 10 times (which has two instructions, one with one cycle and one with three cycles), and finishes with the `swi` instruction (which takes 9 cycles).

Total number of cycles:

$$1 + 10 \times (1 + 3) + 9 = 50$$

$$50 \text{ cycles} = 50 \times 41.7 \text{ ns/cycle} = 2.08 \mu\text{s}$$

Core User Guide — S12CPU15UG V1.2

# LDAB

Load B

# LDAB

**Operation** (M) ⇒ B  
or  
imm ⇒ B

Loads B with either the value in M or an immediate value.

**CCR****Effects**

S	X	H	I	N	Z	V	C
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V: Cleared

**Code and CPU Cycles**

Source Form	Address Mode	Machine Code (Hex)	CPU Cycles
LDAB #opr8i	IMM	C6 ii	P
LDAB opr8a	DIR	D6 dd	rPf
LDAB opr16a	EXT	F6 hh ll	rPO
LDAB oprx0_xysppc	IDX	E6 xb	rPf
LDAB oprx9_xysppc	IDX1	E6 xb ff	rPO
LDAB oprx16_xysppc	IDX2	E6 xb ee ff	frPP
LDAB [D,xysppc]	[D,IDX]	E6 xb	fIfrPf
LDAB [oprx16,xysppc]	[IDX2]	E6 xb ee ff	fIPrPf

# HC12 Assembly Language Programming

**Programming Model**

**Addressing Modes**

**Assembler Directives**

**HC12 Instructions**

**Flow Charts**

## Assembler Directives

- In order to write an assembly language program it is necessary to use *assembler directives*.
- These are not instructions which the MC9S12 executes but are directives to the assembler program about such things as where to put code and data into memory.
- CodeWarrior has a large number of assembler directives, which can be found in the CodeWarrior help section.
- We will use only a few of these directives. (Note: In the following table, [] means an optional argument.) Here are the ones we will need:

Directive Name	Description	Example
<b>equ</b>	Give a value to a symbol	len: equ 100
<b>org</b>	Set starting value of location counter where code or data will go	org \$1000
<b>dc.b</b>	Allocate and initialize storage for 8-bit variables. Place the bytes in successive memory locations	var: dc.b 2,18 name: dc.b "Jane Doe"
<b>dc.w</b>	Allocate and initialize storage for 16-bit variables. Place the bytes in successive memory locations	var: dc.w \$ABCD
<b>ds.b</b>	Allocate specified number of 8-bit storage spaces.	table: ds.w 10
<b>ds.w</b>	Allocate specified number of 16-bit storage spaces.	table2: ds.w 50
<b>dcb.b</b>	Fill memory with a given value The first value is the number of bytes to fill. The second number is the value to put into memory	init_data: dcb.b 100,0

## Using labels in assembly programs

A **label** is defined by a name followed by a colon as the first thing on a line. When the label is referred to in the program, it has the numerical value of the location counter when the label was defined.

Here is a code fragment using labels and the assembler directives `dc` and `ds`:

```

                org      $2000
table1:  dc.b   $23,$17,$f2,$a3,$56
table2:  ds.b   5
var:     dc.w   $43af

```

The CodeWarrior assembler produces a listing file (`.lst`). Here is the listing file from the assembler:

```

Freescale HC12-Assembler
(c) Copyright Freescale 1987-2009

```

Abs.	Rel.	Loc	Obj. code	Source line
----	----	-----	-----	-----
1	1			org \$2000
2	2	a002000	2317 F2A3	table1: dc.b \$23,\$17,\$f2,\$a3,\$56
		002004	56	
3	3	a002005		table2: ds.b 5
4	4	a00200A	43AF	var: dc.w \$43af
5	5			

Note that `table1` is a name with the value of `$2000`, the value of the location counter defined in the `org` directive. Five bytes of data are defined by the `dc.b` directive, so the location counter is increased from `$2000` to `$2005`. `table2` is a name with the value of `$2005`. Five bytes of data are set aside for `table2` by the `ds.b 5` directive. The `as12` assembler initialized these five bytes of data to all zeros. `var` is a name with the value of `$200a`, the first location after `table2`.

# HC12 Assembly Language Programming

**Programming Model**

**Addressing Modes**

**Assembler Directives**

**HC12 Instructions**

**Flow Charts**

1. Data Transfer and Manipulation Instructions — instructions which move and manipulate data (**S12CPUV2 Reference Manual**, Sections 5.3, 5.4, and 5.5).

- Load and Store — load copy of memory contents into a register; store copy of register contents into memory.

```
LDAA $2000 ; Copy contents of addr $2000 into A
STD 0,X    ; Copy contents of D to addrs X and X+1
```

- Transfer — copy contents of one register to another.

```
TBA                ; Copy B to A
TFR X,Y            ; Copy X to Y
```

- Exchange — exchange contents of two registers.

```
XGDX                ; Exchange contents of D and X
EXG A,B            ; Exchange contents of A and B
```

- Move — copy contents of one memory location to another.

```
MOVB $2000,$20A0   ; Copy byte at $2000 to $20A0
MOVW 2,X+,2,Y+     ; Copy two bytes from address held
                   ; in X to address held in Y
                   ; Add 2 to X and Y
```

2. Arithmetic Instructions — addition, subtraction, multiplication, division (**S12CPUV2 Reference Manual**, Sections 5.6, 5.8 and 5.12).

```
ABA                ; Add B to A; results in A
SUBD $20A1         ; Subtract contents of $20A1 from D
INX                ; Increment X by 1
MUL                ; Multiply A by B; results in D
```

3. Logic and Bit Instructions — perform logical operations (**S12CPUV2 Reference Manual**, Sections 5.9, 5.10, 5.11, 5.13 and 5.14).

- Logic Instructions

```
ANDA $2000 ; Logical AND of A with contents of $2000
EORB 2,X   ; Exclusive OR B with contents of address (X+2)
```

- Clear, Complement and Negate Instructions

```
NEG -2,X ; Negate (2's comp) contents of address (X-2)
CLRA     ; Clear Acc A
```



- Bit manipulate and test instructions — work with one bit of a register or memory.

```
BITA #$08          ; Check to see if Bit 3 of A is set
BSET $0002,$$18    ; Set bits 3 and 4 of address $002
```

- Shift and rotate instructions

```
LSLA              ; Logical shift left A
ASR $1000         ; Arithmetic shift right value at address $1000
```

4. Compare and test instructions — test contents of a register or memory (to see if zero, negative, etc.), or compare contents of a register to memory (to see if bigger than, etc.) (**S12CPUV2 Reference Manual**, Section 5.9).

```
TSTA             ; (A)-0 -- set flags accordingly
CPX  $$8000     ; (X) - $8000 -- set flags accordingly
```

5. Jump and Branch Instructions — Change flow of program (e.g., goto, it-then-else, switch-case) (**S12CPUV2 Reference Manual**, Sections 5.19, 5.20 and 5.21).

```
JMP L1          ; Start executing code at address label L1
BEQ L2          ; If Z bit set, go to label L2
DBNE X,L3       ; Decrement X; if X not 0 then goto L3
BRCLR $1A,$$80,L4 ; If bit 7 of addr $1A clear, go to label L4
JSR sub1        ; Jump to subroutine sub1
RTS            ; Return from subroutine
```

6. Interrupt Instructions — Initiate or terminate an interrupt call (**S12CPUV2 Reference Manual**, Section 5.22).

- Interrupt instructions

```
SWI             ; Initiate software interrupt
RTI             ; Return from interrupt
```

7. Index Manipulation Instructions — Put address into X, Y or SP, manipulate X, Y or SP (**S12CPUV2 Reference Manual**, Section 5.23).

ABX           ; Add (B) to (X)  
LEAX 5,Y   ; Put address (Y) + 5 into X

8. Condition Code Instructions — change bits in Condition Code Register (**S12CPUV2 Reference Manual**, Section 5.26).

ANDCC #\$f0   ; Clear N, Z, C and V bits of CCR  
SEV           ; Set V bit of CCR

9. Stacking Instructions — push data onto and pull data off of stack (**S12CPUV2 Reference Manual**, Section 5.24).

PSHA          ; Push contents of A onto stack  
PULX          ; Pull two top bytes of stack, put into X

10. Stop and Wait Instructions — put MC9S12 into low power mode (**S12CPUV2 Reference Manual**, Section 5.27).

STOP          ; Put into lowest power mode  
WAI          ; Put into low power mode until next interrupt

11. Null Instructions

NOP           ; No operation  
BRN           ; Branch never

12. Instructions we won't discuss or use — BCD arithmetic, fuzzy logic, minimum and maximum, multiply-accumulate, table interpolation (**S12CPUV2 Reference Manual**, Sections 5.7, 5.16, 5.17, and 5.18).

Disassembly of an MC9S12 Program

- It is sometimes useful to be able to convert MC9S12 op codes into mnemonics.
- For example, consider the hex code:

```

ADDR  DATA
-----
1000  C6 05 CE 20 00 E6 01 18 06 04 35 EE 3F

```

- To determine the instructions, use Tables A.2 through A.7 of the S12CPUV2 Reference Manual.
  - If the first byte of the instruction is anything other than \$18, use Sheet 1 of Table A.2 (Page 395). From this table, determine the number of bytes of the instruction and the addressing mode. For example, \$C6 is a two-byte instruction, the mnemonic is LDAB, and it uses the IMM addressing mode. Thus, the two bytes C6 05 is the op code for the instruction LDAB #\$05.
  - If the first byte is \$18, use Sheet 2 of Table A.2 (Page 396), and do the same thing. For example, 18 06 is a two byte instruction, the mnemonic is ABA, and it uses the INH addressing mode, so there is no operand. Thus, the two bytes 18 06 is the op code for the instruction ABA.
  - Indexed addressing mode is fairly complicated to disassemble. You need to use Table A.3 to determine the operand. For example, the op code \$E6 indicates LDAB indexed, and may use two to four bytes (one to three bytes in addition to the op code). The postbyte 01 indicates that the operand is 0,1, which is 5-bit constant offset, which takes only one additional byte. All 5-bit constant offset, pre and post increment and decrement, and register offset instructions use one additional byte. All 9-bit constant offset instructions use two additional bytes, with the second byte holding 8 bits of the 9 bit offset. (The 9th bit is a direction bit, which is held in the first postbyte.) All 16-bit constant offset instructions use three postbytes, with the 2nd and 3rd holding the 16-bit unsigned offset.
  - Transfer (TFR) and exchange (EXG) instructions all have the op code \$B7. Use Table A.5 to determine whether it is TFR or an EXG, and to determine which registers are being used. If the most significant bit of the postbyte is 0, the instruction is a transfer instruction.
  - Loop instructions (*Decrement and Branch*, *Increment and Branch*, and *Test and Branch*) all have the op code \$04. To determine which instruction the op code \$04 implies, and whether the branch is positive (forward) or negative (backward), use Table A.6. For example, in the sequence 04 35 EE, the 04 indicates a loop instruction. The 35 indicates it is a DBNE X instruction (decrement register X and branch if result is not equal to zero), and the direction is backward (negative). The EE indicates a branch of -18 bytes.
- Use up all the bytes for one instruction, then go on to the next instruction.

---

C6 05	=> LDAA #\$05	two-byte LDAA, IMM addressing mode
CE 20 00	=> LDX #\$2000	three-byte LDX, IMM addressing mode
E6 01	=> LDAB 1,X	two to four-byte LDAB, IDX addressing mode. Operand 01 => 1,X, a 5b constant offset which uses only one postbyte
18 06	=> ABA	two-byte ABA, INH addressing mode
04 35 EE	=> DBNE X,(-18)	three-byte loop instruction Postbyte 35 indicates DBNE X, negative
3F	=> SWI	one-byte SWI, INH addressing mode

**Table A-2. CPU12 Opcode Map (Sheet 1 of 2)**

00	#5	10	1	20	3	30	3	40	1	50	1	60	3-6	70	4	80	1	90	3	A0	3-6	B0	3	C0	1	D0	3	E0	3-6	F0	3
BGND	IH	ANDCC	IH	BRA	RL	PULX	IH	NEGA	IH	NEGB	IH	NEG	ID 2-4	NEG	EX	SUBA	IM	SUBA	DI	SUBA	ID 2-4	SUBA	EX	SUBB	IM	SUBB	DI	SUBB	ID 2-4	SUBB	EX
01	5	11	11	21	1	31	3	41	1	51	1	61	3-6	71	4	81	1	91	3	A1	3-6	B1	3	C1	1	D1	3	E1	3-6	F1	3
MEM	IH	EDIV	IH	BRN	RL	PULY	IH	COMA	IH	COMB	IH	COM	ID 2-4	COM	EX	CMPA	IM	CMPA	DI	CMPA	ID 2-4	CMPA	EX	CMPB	IM	CMPB	DI	CMPB	ID 2-4	CMPB	EX
02	1	12	#1	22	3/1	32	3	42	1	52	1	62	3-6	72	4	82	1	92	3	A2	3-6	B2	3	C2	1	D2	3	E2	3-6	F2	3
INY	IH	MUL	IH	BHI	RL	PULA	IH	INCA	IH	INCB	IH	INC	ID 2-4	INC	EX	SBCA	IM	SBCA	DI	SBCA	ID 2-4	SBCA	EX	SBCB	IM	SBCB	DI	SBCB	ID 2-4	SBCB	EX
03	1	13	3	23	3/1	33	3	43	1	53	1	63	3-6	73	4	83	2	93	3	A3	3-6	B3	3	C3	2	D3	3	E3	3-6	F3	3
DEY	IH	EMUL	IH	BLS	RL	PULB	IH	DECA	IH	DECB	IH	DEC	ID 2-4	DEC	EX	SUBD	IM	SUBD	DI	SUBD	ID 2-4	SUBD	EX	ADDD	IM	ADDD	DI	ADDD	ID 2-4	ADDD	EX
04	3	14	#1	24	3/1	34	2	44	1	54	1	64	3-6	74	4	84	1	94	3	A4	3-6	B4	3	C4	1	D4	3	E4	3-6	F4	3
loop	RL	ORCC	IH	BCC	RL	PSHX	IH	LSRA	IH	LSRB	IH	LSR	ID 2-4	LSR	EX	ANDA	IM	ANDA	DI	ANDA	ID 2-4	ANDA	EX	ANDB	IM	ANDB	DI	ANDB	ID 2-4	ANDB	EX
05	3-6	15	4-7	25	3/1	35	2	45	1	55	1	65	3-6	75	4	85	1	95	3	A5	3-6	B5	3	C5	1	D5	3	E5	3-6	F5	3
JMP	ID 2-4	JSR	ID 2-4	BCS	RL	PSHY	IH	ROLA	IH	ROLB	IH	ROL	ID 2-4	ROL	EX	BITA	IM	BITA	DI	BITA	ID 2-4	BITA	EX	BITB	IM	BITB	DI	BITB	ID 2-4	BITB	EX
06	3	16	4	26	3/1	36	2	46	1	56	1	66	3-6	76	4	86	1	96	3	A6	3-6	B6	3	C6	1	D6	3	E6	3-6	F6	3
JMP	EX	JSR	EX	BNE	RL	PSHA	IH	RORA	IH	RORB	IH	ROR	ID 2-4	ROR	EX	LDA	IM	LDA	DI	LDA	ID 2-4	LDA	EX	LDAB	IM	LDAB	DI	LDAB	ID 2-4	LDAB	EX
07	4	17	4	27	3/1	37	2	47	1	57	1	67	3-6	77	4	87	1	97	3	A7	3-6	B7	3	C7	1	D7	3	E7	3-6	F7	3
BSR	RL	JSR	RL	BEQ	RL	PSHB	IH	ASRA	IH	ASRB	IH	ASR	ID 2-4	ASR	EX	CLRA	IM	TSTA	IH	NOP	IH	TFR/EXG	IH	CLRB	IM	TSTB	IH	TST	ID 2-4	TST	EX
08	1	18	-	28	3/1	38	3	48	1	58	1	68	3-6	78	4	88	1	98	3	A8	3-6	B8	3	C8	1	D8	3	E8	3-6	F8	3
INX	IH	Page 2	-	BVC	RL	PULC	IH	ASLA	IH	ASLB	IH	ASL	ID 2-4	ASL	EX	EORA	IM	EORA	DI	EORA	ID 2-4	EORA	EX	EORB	IM	EORB	DI	EORB	ID 2-4	EORB	EX
09	1	19	2	29	3/1	39	2	49	1	59	1	69	2-4	79	3	89	1	99	3	A9	3-6	B9	3	C9	1	D9	3	E9	3-6	F9	3
DEX	IH	LEAY	ID 2-4	BVS	RL	PSHC	IH	LSRD	IH	ASLD	IH	CLR	ID 2-4	CLR	EX	ADCA	IM	ADCA	DI	ADCA	ID 2-4	ADCA	EX	ADCB	IM	ADCB	DI	ADCB	ID 2-4	ADCB	EX
0A	#7	1A	2	2A	3/1	3A	3	4A	#7	5A	2	6A	2-4	7A	3	8A	1	9A	3	AA	3-6	BA	3	CA	1	DA	3	EA	3-6	FA	3
RTC	IH	LEAX	ID 2-4	BPL	RL	PULD	IH	CALL	EX	STAA	DI	STAA	ID 2-4	STAA	EX	ORAA	IM	ORAA	DI	ORAA	ID 2-4	ORAA	EX	ORAB	IM	ORAB	DI	ORAB	ID 2-4	ORAB	EX
0B	#8	1B	2	2B	3/1	3B	2	4B	#7-10	5B	2	6B	2-4	7B	3	8B	1	9B	3	AB	3-6	BB	3	CB	1	DB	3	EB	3-6	FB	3
RTI	IH	LEAS	ID 2-4	BMI	RL	PSHD	IH	CALL	ID 2-5	STAB	DI	STAB	ID 2-4	STAB	EX	ADDA	IM	ADDA	DI	ADDA	ID 2-4	ADDA	EX	ADDB	IM	ADDB	DI	ADDB	ID 2-4	ADDB	EX
0C	4-6	1C	4	2C	3/1	3C	±5 wavr	4C	4	5C	2	6C	2-4	7C	3	8C	2	9C	3	AC	3-6	BC	3	CC	2	DC	3	EC	3-6	FC	3
BSET	ID 3-5	BSET	EX	BGE	RL	SP	DI	BSET	DI	STD	DI	STD	ID 2-4	STD	EX	CPD	IM	CPD	DI	CPD	ID 2-4	CPD	EX	LDD	IM	LDD	DI	LDD	ID 2-4	LDD	EX
0D	4-6	1D	4	2D	3/1	3D	5	4D	4	5D	2	6D	2-4	7D	3	8D	2	9D	3	AD	3-6	BD	3	CD	2	DD	3	ED	3-6	FD	3
BCLR	ID 3-5	BCLR	EX	BLT	RL	RTS	DI	BCLR	DI	STY	DI	STY	ID 2-4	STY	EX	CPY	IM	CPY	DI	CPY	ID 2-4	CPY	EX	LDY	IM	LDY	DI	LDY	ID 2-4	LDY	EX
0E	±4-6	1E	5	2E	3/1	3E	±7	4E	4	5E	2	6E	2-4	7E	3	8E	2	9E	3	AE	3-6	BE	3	CE	2	DE	3	EE	3-6	FE	3
BRSET	ID 4-6	BRSET	EX	BGT	RL	WAI	DI	BRSET	DI	STX	DI	STX	ID 2-4	STX	EX	CPX	IM	CPX	DI	CPX	ID 2-4	CPX	EX	LDX	IM	LDX	DI	LDX	ID 2-4	LDX	EX
0F	±4-6	1F	5	2F	3/1	3F	9	4F	4	5F	2	6F	2-4	7F	3	8F	2	9F	3	AF	3-6	BF	3	CF	2	DF	3	EF	3-6	FF	3
BRCLR	ID 4-6	BRCLR	EX	BLE	RL	SWI	DI	BRCLR	DI	STS	DI	STS	ID 2-4	STS	EX	CPS	IM	CPS	DI	CPS	ID 2-4	CPS	EX	LDS	IM	LDS	DI	LDS	ID 2-4	LDS	EX

**Key to Table A-2**

Opcode → 00 5 ← Number of HCS12 cycles (‡ indicates HC12 different)  
 Mnemonic → BGND  
 Address Mode → IH 1 ← Number of bytes

Table A-2. CPU12 Opcode Map (Sheet 2 of 2)

00	MOVW	4	10	12	20	30	40	50	60	70	80	90	A0	B0	C0	D0	E0	F0	
IM-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
01	MOVW	5	11	12	21	31	41	51	61	71	81	91	A1	B1	C1	D1	E1	F1	
EX-ID	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
02	MOVW	5	12	13	22	32	42	52	62	72	82	92	A2	B2	C2	D2	E2	F2	
ID-ID	4	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
03	MOVW	5	13	23	33	43	53	63	73	83	93	A3	B3	C3	D3	E3	F3		
IM-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
04	MOVW	6	14	12	24	34	44	54	64	74	84	94	A4	B4	C4	D4	E4	F4	
EX-EX	6	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
05	MOVW	5	15	12	25	35	45	55	65	75	85	95	A5	B5	C5	D5	E5	F5	
ID-EX	5	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
06	ABA	2	16	2	26	4/3	36	46	56	66	76	86	96	A6	B6	C6	D6	E6	F6
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
07	DAA	3	17	2	27	4/3	37	47	57	67	77	87	97	A7	B7	C7	D7	E7	F7
IH	2	IH	2	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
08	MOVB	4	18	4-7	28	4/3	38	48	58	68	78	88	98	A8	B8	C8	D8	E8	F8
IM-ID	4	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
09	MOVB	5	19	4-7	29	4/3	39	49	59	69	79	89	99	A9	B9	C9	D9	E9	F9
EX-ID	5	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0A	MOVB	5	1A	4-7	2A	4/3	3A	4A	5A	6A	7A	8A	9A	AA	BA	CA	DA	EA	FA
ID-ID	4	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0B	MOVB	4	1B	4-7	2B	4/3	3B	4B	5B	6B	7B	8B	9B	AB	BB	CB	DB	EB	FB
IM-EX	5	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0C	MOVB	6	1C	4-7	2C	4/3	3C	4C	5C	6C	7C	8C	9C	AC	BC	CC	DC	EC	FC
EX-EX	6	ID	3-5	RL	4	SP	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0D	MOVB	5	1D	4-7	2D	4/3	3D	4D	5D	6D	7D	8D	9D	AD	BD	CD	DD	ED	FD
ID-EX	5	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0E	TAB	2	1E	4-7	2E	4/3	3E	4E	5E	6E	7E	8E	9E	AE	BE	CE	DE	EE	FE
IH	2	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2
0F	TBA	2	1F	4-7	2F	4/3	3F	4F	5F	6F	7F	8F	9F	AF	BF	CF	DF	EF	FF
IH	2	ID	3-5	RL	4	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2	IH	2

\* The opcode \$04 (on sheet 1 of 2) corresponds to one of the loop primitive instructions DBEQ, DBNE, IBEQ, IBNE, TBEQ, or TBNE.

† Refer to instruction summary for more information.


‡ Refer to instruction summary for different HC12 cycle count.

Page 2: When the CPU encounters a page 2 opcode (\$18 on page 1 of the opcode map), it treats the next byte of object code as a page 2 instruction opcode.

**Table A-3. Indexed Addressing Mode Postbyte Encoding (xb)**

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,X+ post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,Y+ post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,X+ post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,Y+ post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,X+ post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,Y+ post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,X+ post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,Y+ post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,X+ post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,Y+ post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,X+ post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,Y+ post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,X+ post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,Y+ post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,X+ post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,Y+ post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indirect	F7	[D,SP] D indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,X- post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,Y- post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,X- post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,Y- post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,X- post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,Y- post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b const	FA	n,PC 16b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,X- post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,Y- post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,X- post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,Y- post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,X- post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,Y- post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,X- post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,Y- post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,X- post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,Y- post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indirect	FF	[D,PC] D indirect

**Key to Table A-3**



**Table A-5. Transfer and Exchange Postbyte Encoding**

TRANSFERS									
↓ LS	MS⇒	0	1	2	3	4	5	6	7
0		A ⇒ A	B ⇒ A	CCR ⇒ A	TMP3 <sub>L</sub> ⇒ A	B ⇒ A	X <sub>L</sub> ⇒ A	Y <sub>L</sub> ⇒ A	SP <sub>L</sub> ⇒ A
1		A ⇒ B	B ⇒ B	CCR ⇒ B	TMP3 <sub>L</sub> ⇒ B	B ⇒ B	X <sub>L</sub> ⇒ B	Y <sub>L</sub> ⇒ B	SP <sub>L</sub> ⇒ B
2		A ⇒ CCR	B ⇒ CCR	CCR ⇒ CCR	TMP3 <sub>L</sub> ⇒ CCR	B ⇒ CCR	X <sub>L</sub> ⇒ CCR	Y <sub>L</sub> ⇒ CCR	SP <sub>L</sub> ⇒ CCR
3		sex:A ⇒ TMP2	sex:B ⇒ TMP2	sex:CCR ⇒ TMP2	TMP3 ⇒ TMP2	D ⇒ TMP2	X ⇒ TMP2	Y ⇒ TMP2	SP ⇒ TMP2
4		sex:A ⇒ D SEX A,D	sex:B ⇒ D SEX B,D	sex:CCR ⇒ D SEX CCR,D	TMP3 ⇒ D	D ⇒ D	X ⇒ D	Y ⇒ D	SP ⇒ D
5		sex:A ⇒ X SEX A,X	sex:B ⇒ X SEX B,X	sex:CCR ⇒ X SEX CCR,X	TMP3 ⇒ X	D ⇒ X	X ⇒ X	Y ⇒ X	SP ⇒ X
6		sex:A ⇒ Y SEX A,Y	sex:B ⇒ Y SEX B,Y	sex:CCR ⇒ Y SEX CCR,Y	TMP3 ⇒ Y	D ⇒ Y	X ⇒ Y	Y ⇒ Y	SP ⇒ Y
7		sex:A ⇒ SP SEX A,SP	sex:B ⇒ SP SEX B,SP	sex:CCR ⇒ SP SEX CCR,SP	TMP3 ⇒ SP	D ⇒ SP	X ⇒ SP	Y ⇒ SP	SP ⇒ SP
EXCHANGES									
↓ LS	MS⇒	8	9	A	B	C	D	E	F
0		A ⇔ A	B ⇔ A	CCR ⇔ A	TMP3 <sub>L</sub> ⇔ A \$00:A ⇔ TMP3	B ⇒ A A ⇒ B	X <sub>L</sub> ⇒ A \$00:A ⇒ X	Y <sub>L</sub> ⇒ A \$00:A ⇒ Y	SP <sub>L</sub> ⇒ A \$00:A ⇒ SP
1		A ⇔ B	B ⇔ B	CCR ⇔ B	TMP3 <sub>L</sub> ⇔ B \$FF:B ⇒ TMP3	B ⇒ B \$FF ⇒ A	X <sub>L</sub> ⇒ B \$FF:B ⇒ X	Y <sub>L</sub> ⇒ B \$FF:B ⇒ Y	SP <sub>L</sub> ⇒ B \$FF:B ⇒ SP
2		A ⇔ CCR	B ⇔ CCR	CCR ⇔ CCR	TMP3 <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ TMP3	B ⇒ CCR \$FF:CCR ⇒ D	X <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ X	Y <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ Y	SP <sub>L</sub> ⇔ CCR \$FF:CCR ⇒ SP
3		\$00:A ⇒ TMP2 TMP2 <sub>L</sub> ⇒ A	\$00:B ⇒ TMP2 TMP2 <sub>L</sub> ⇒ B	\$00:CCR ⇒ TMP2 TMP2 <sub>L</sub> ⇒ CCR	TMP3 ⇔ TMP2	D ⇔ TMP2	X ⇔ TMP2	Y ⇔ TMP2	SP ⇔ TMP2
4		\$00:A ⇒ D	\$00:B ⇒ D	\$00:CCR ⇒ D B ⇒ CCR	TMP3 ⇔ D	D ⇔ D	X ⇔ D	Y ⇔ D	SP ⇔ D
5		\$00:A ⇒ X X <sub>L</sub> ⇒ A	\$00:B ⇒ X X <sub>L</sub> ⇒ B	\$00:CCR ⇒ X X <sub>L</sub> ⇒ CCR	TMP3 ⇔ X	D ⇔ X	X ⇔ X	Y ⇔ X	SP ⇔ X
6		\$00:A ⇒ Y Y <sub>L</sub> ⇒ A	\$00:B ⇒ Y Y <sub>L</sub> ⇒ B	\$00:CCR ⇒ Y Y <sub>L</sub> ⇒ CCR	TMP3 ⇔ Y	D ⇔ Y	X ⇔ Y	Y ⇔ Y	SP ⇔ Y
7		\$00:A ⇒ SP SP <sub>L</sub> ⇒ A	\$00:B ⇒ SP SP <sub>L</sub> ⇒ B	\$00:CCR ⇒ SP SP <sub>L</sub> ⇒ CCR	TMP3 ⇔ SP	D ⇔ SP	X ⇔ SP	Y ⇔ SP	SP ⇔ SP


TMP2 and TMP3 registers are for factory use only.



**Table A-6. Loop Primitive Postbyte Encoding (lb)**

00	A	10	A	20	A	30	A	40	A	50	A	60	A	70	A	80	A	90	A	A0	A	B0	A
DBEQ		DBEQ		DBNE		DBNE		TBEQ		TBEQ		TBNE		TBNE		IBEQ		IBEQ		IBNE		IBNE	
(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)	
01	B	11	B	21	B	31	B	41	B	51	B	61	B	71	B	81	B	91	B	A1	B	B1	B
DBEQ		DBEQ		DBNE		DBNE		TBEQ		TBEQ		TBNE		TBNE		IBEQ		IBEQ		IBNE		IBNE	
(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)	
02		12		22		32		42		52		62		72		82		92		A2		B2	
—		—		—		—		—		—		—		—		—		—		—		—	
03		13		23		33		43		53		63		73		83		93		A3		B3	
—		—		—		—		—		—		—		—		—		—		—		—	
04	D	14	D	24	D	34	D	44	D	54	D	64	D	74	D	84	D	94	D	A4	D	B4	D
DBEQ		DBEQ		DBNE		DBNE		TBEQ		TBEQ		TBNE		TBNE		IBEQ		IBEQ		IBNE		IBNE	
(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)	
05	X	15	X	25	X	35	X	45	X	55	X	65	X	75	X	85	X	95	X	A5	X	B5	X
DBEQ		DBEQ		DBNE		DBNE		TBEQ		TBEQ		TBNE		TBNE		IBEQ		IBEQ		IBNE		IBNE	
(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)	
06	Y	16	Y	26	Y	36	Y	46	Y	56	Y	66	Y	76	Y	86	Y	96	Y	A6	Y	B6	Y
DBEQ		DBEQ		DBNE		DBNE		TBEQ		TBEQ		TBNE		TBNE		IBEQ		IBEQ		IBNE		IBNE	
(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)	
07	SP	17	SP	27	SP	37	SP	47	SP	57	SP	67	SP	77	SP	87	SP	97	SP	A7	SP	B7	SP
DBEQ		DBEQ		DBNE		DBNE		TBEQ		TBEQ		TBNE		TBNE		IBEQ		IBEQ		IBNE		IBNE	
(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)		(+)		(-)	

**Key to Table A-6**



**Table A-7. Branch/Complementary Branch**

Branch				Complementary Branch			
Test	Mnemonic	Opcode	Boolean	Test	Mnemonic	Opcode	Comment
r>m	BGT	2E	Z + (N ⊕ V) = 0	r≤m	BLE	2F	Signed
r≥m	BGE	2C	N ⊕ V = 0	r<m	BLT	2D	Signed
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Signed
r≤m	BLE	2F	Z + (N ⊕ V) = 1	r>m	BGT	2E	Signed
r<m	BLT	2D	N ⊕ V = 1	r≥m	BGE	2C	Signed
r>m	BHI	22	C + Z = 0	r≤m	BLS	23	Unsigned
r≥m	BHS/BCC	24	C = 0	r<m	BLO/BCS	25	Unsigned
r=m	BEQ	27	Z = 1	r≠m	BNE	26	Unsigned
r≤m	BLS	23	C + Z = 1	r>m	BHI	22	Unsigned
r<m	BLO/BCS	25	C = 1	r≥m	BHS/BCC	24	Unsigned
Carry	BCS	25	C = 1	No Carry	BCC	24	Simple
Negative	BMI	2B	N = 1	Plus	BPL	2A	Simple
Overflow	BVS	29	V = 1	No Overflow	BVC	28	Simple
r=0	BEQ	27	Z = 1	r≠0	BNE	26	Simple
Always	BRA	20	—	Never	BRN	21	Unconditional

For 16-bit offset long branches precede opcode with a \$18 page prebyte.