### What Happens When You Reset the MC9S12?


- What happens to the MC9S12 when you turn on power or push the reset button?
- How does the MC9S12 know which instruction to execute first?
- $\bullet$  On reset the MC9S12 loads the PC with the address located at address 0xFFFE and <code>0xFFFF</code>.
- Here is what is in the memory of our MC9S12:

	0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F
FFFO	F6	EC	F6	FO	F6	F4	F6	F8	F6	FC	F7	00	F7	04	FO	00

• On reset or power-up, the first instruction your MC9S12 will execute is the one located at address 0xF000.

# The MC9S12 Timer

- The MC9S12 has a 16-bit free-running counter (timer).
- The MC9S12 allows you to slow down the clock which drives the counter.
- You can slow down the clock by dividing the 24 MHz clock by 2, 4, 8, 16, 32, 64 or 128.
- You do this by writing to the prescaler bits (PR2:0) of the Timer System Control Register 2 (TSCR2) Register at address 0x004D.



#### Using the Timer Overflow Flag to implement a delay

PR2	:0	Divide	Clock	Clock	Overflow
			Freq	Period	Period
000	)	1	$24 \mathrm{~MHz}$	$0.042 \ \mu s$	2.73 ms
001	-	2	$12 \mathrm{~MHz}$	$0.083~\mu s$	$5.46 \mathrm{ms}$
010	)	4	6 MHz	$0.167 \ \mu s$	10.92  ms
011	-	8	$3 \mathrm{~MHz}$	$0.333~\mu s$	$21.85 \mathrm{\ ms}$
100	)	16	$1.5 \mathrm{~MHz}$	$0.667~\mu s$	$43.69 \mathrm{ms}$
101	-	32	$750 \mathrm{~kHz}$	$1.333 \ \mu s$	$87.38\ \mathrm{ms}$
110	)	64	$375 \mathrm{~kHz}$	$2.667 \ \mu s$	$174.76~\mathrm{ms}$
111	-	128	187.5 kHz	$5.333 \ \mu s$	$349.53~\mathrm{ms}$


• The MC9S12 timer counts at a rate set by the prescaler:

- When the timer overflows it sets the TOF flag (bit 7 of the TFLG2 register).
- To clear the TOF flag write a 1 to bit 7 of the TFLG2 register, and 0 to all other bits of TFLG2:

TFLG2 = 0x80;

• You can implement a delay using the TOF flag by waiting for the TOF flag to be set, then clearing it:

- If the prescaler is set to 010, you will exit the delay subroutine after 10.92 ms have passed.
- Problem: Program cannot do anything while waiting
- Solution: Have timer generate an interrupt. Program can do other things; automatically switches to service interrupt when interrupt occurs



#### How to generate an interrupt when the timer overflows

#### How to tell the MC9S12 where the Interrupt Service Routine is located

- You need to tell the MC9S12 where to go when it receives a TOF interrupt
- You do this by setting the TOF Interrupt Vector
- The TOF interrupt vector is located at OxFFDE. This is in flash EPROM, and is very difficult to change you would have to modify and reload DBug-12 to change it.
- DBug-12 redirects the interrupts to a set of vectors in RAM, from 0x3E00 to 0x3E7F. The TOF interrupt is redirected to 0x3E5E. When you get a TOF interrupt, the MC9S12 initially executes code starting at 0xFFDE. This code tells the MC9S12 to load the program counter with the address in 0x3E5E. Because this address in in RAM, you can change it without having to modify and reload DBug-12.
- Because the redirected interrupt vectors are in RAM, you can change them in your program.

## How to Use Interrupts in Assembly Programs

- For our assembler, you can set the interrupt vector by including the file vectors12.inc. In this file, the addresses of all of the MC9S12 interrupt vectors are defined.
- For example, the pointer to the Timer Overflow Interrupt vector is called UserTimerOvf:

#### UserTimerOvf equ \$3E5E

You can set the interrupt vector to point to the interrupt service routine toi\_isr with the Assembly statement:

movw #toi\_isr,UserTimerOvf

• Here is a program where the interrupt vector is set in the program:

```
include 'derivative.inc'
       include "vectors12.inc"
                $2000
prog:
       equ
       org
               prog
                #toi_isr,UserTimerOvf ; Set interrupt vector
       movw
                #$ff,DDRP
       movb
               PTP,#$0f
       bset
               DDRJ,#$02
       bset
               PTJ,#$02
       bclr
       movb
               #$ff,DDRB
                                ; Port B output
       movb
                #$80,TSCR1
                                 ; Turn on timer
                #$86,TSCR2
                                 ; Enable timer overflow interrupt, set prescaler
       movb
                                     so interrupt period is 175 ms
                                 ; Clear timer interrupt flag
       movb
               #$80,TFLG2
                                 ; Enable interrupts
       cli
11:
                                 ; Do nothing - go into low power mode */
       wai
                11
       bra
toi_isr:
               PORTB
       inc
       movb
               #$80, TFLG2
                                ; Clear timer overflow interrupt flag
       rti
```

- When the MC9S12 receives a Timer Overflow Interrupt, it finishes the current instruction, puts return address and all registers on the stack, sets the I bit of the CCR to disable interrupts, then loads the contents of UserTimerOvf (0x3E5E) into the PC
- After executing the ISR, the rti instruction pulls the registers off the stack, and loads the PC with the return address the program resumes from where it received the interrupt

#### EE 308

### How to Use Interrupts in C Programs

- For our C compiler, you can set the interrupt vector by including the file vectors12.h. In this file, pointers to the locations of all of the MC9S12 interrupt vectors are defined.
- For example, the pointer to the Timer Overflow Interrupt vector is called UserTimerOvf:

```
#define VECTOR_BASE 0x3E00
#define _VEC16(off) *(volatile unsigned short *)(VECTOR_BASE + off*2)
#define UserTimerOvf _VEC16(47)
```

The Timer Overflow vector is the 47<sup>th</sup> vector, so it is located at

0x3E00 + (47\*2) = 0x3E00 + 0x005E = 0x3E5E

You can set the interrupt vector to point to the interrupt service routine toi\_isr() with the C statement:

```
UserTimerOvf = (unsigned short) &toi_isr;
```

• Here is a program where the interrupt vector is set in the program:

```
#include <hidef.h>
                              /* common defines and macros */
                              /* derivative-specific definitions */
#include "derivative.h"
#include "vectors12.h"
                              /* SRAM interrupt vector redirect */
#define enable() __asm(cli)
#define disable() __asm(sei)
interrupt void toi_isr(void);
main()
{
    DDRB = Oxff;
                        /* Make Port B output */
                        /* Turn on timer */
    TSCR1 = 0x80;
    TSCR2 = 0x86;
                        /* Enable timer overflow interrupt, set prescaler
                            so interrupt period is 175 ms */
                        /* Clear timer interrupt flag */
    TFLG2 = 0x80;
    UserTimerOvf = (unsigned short) &toi_isr;
                       /* Enable interrupts (clear I bit) */
    enable();
    while (1)
    {
        __asm(wai); /* Do nothing - go into low power mode */
    }
}
interrupt void toi_isr(void)
{
    PORTB = PORTB+1;
    TFLG2 = 0x80;
                       /* Clear timer interrupt flag */
}
```

• The interrupt keyword tells the compiler to return from the function using the rti instruction rather than the rts instruction

# USING INTERRUPTS ON THE MC9S12

What happens when the MC9S12 receives an unmasked interrupt?

- 1. Finish current instruction
- 2. Push all registers onto the stack
- 3. Set I bit of CCR
- 4. Load Program Counter from interrupt vector for particular interrupt

Most interrupts have both a specific mask and a general mask. For most interrupts the general mask is the I bit of the CCR. For the TOF interrupt the specific mask is the TOI bit of the TSCR2 register.

Before using interrupts, make sure to:

- 1. Load stack pointer
  - Done for you in C by the C startup code
- 2. Write Interrupt Service Routine
  - Do whatever needs to be done to service interrupt
  - Clear interrupt flag
  - Exit with RTI
    - Use the interrupt definition in the CodeWarrior compiler
- 3. Load address of interrupt service routine into interrupt vector
- 4. Do any setup needed for interrupt
  - For example, for the TOF interrupt, turn on timer and set prescaler
- 5. Enable specific interrupt
- 6. Enable interrupts in general (clear I bit of CCR with cli instruction or enable() function

Can disable all (maskable) interrupts with the sei instruction or disable() function.

# An example of the MC9S12 registers and stack when a TOF interrupt is received

A	AA	BB	в	3BF6	
	010	<b>.</b>	]	3BF7	
	012	3	X	3BF8	
	456	7	Y	3BF9	
	200	0		3BFA	
	300	0	SP	3BFB	
	101	5	PC	3BFC	
		07		3BFD	
		07	CCR	3BFE	
				3BFF	


#### HC12 STATE BEFORE RECEIVING TOF INTERRUPT

FFD6	10
FFD7	79
FFD8	10
FFD9	67
FFDA	10
FFDB	52
FFDC	10
FFDD	4B
FFDE	10
FFDF	3A.
FFE0	10

3C00

# An example of the MC9S12 registers and stack just after a TOF interrupt is received

• All of the MC9S12 registers are pushed onto the stack, the PC is loaded with the contents of the Interrupt Vector, and the I bit of the CCR is set



HC12 STATE AFTER RECEIVING TOF INTERRUPT

# Interrupt vectors for the 68HC912B32

- $\bullet$  The interrupt vectors for the MC9S12DP256 are located in memory from 0xFF80 to 0xFFFF.
- These vectors are programmed into Flash EEPROM and are very difficult to change
- DBug12 redirects the interrupts to a region of RAM where they are easy to change
- For example, when the MC9S12 gets a TOF interrupt:
  - It loads the PC with the contents of 0xFFDE and 0xFFDF.
  - The program at that address tells the MC9S12 to look at address 0x3E5E and 0x3E5F.
  - If there is a 0x0000 at these two addresses, DBug12 gives an error stating that the interrupt vector is uninitialized.
  - If there is anything else at these two addresses, DBug12 loads this data into the PC and executes the routine located there.
  - To use the TOF interrupt you need to put the address of your TOF ISR at addresses 0x3E5E and 0x3E5F.

Interrupt	Specific	General	Normal	DBug-12
-	Mask	Mask	Vector	Vector
SPI2	SP2CR1 (SPIE, SPTIE)	I	FFBC, FFBD	3E3C, 3E3D
SPI1	SP1CR1 (SPIE, SPTIE)	I	FFBE, FFBF	
IIC	IBCR (IBIR)	I	FFCO, FFC1	3E40, 3E41
BDLC	DLCBCR (IE)	I	FFC2, FFC3	3E42, 3E43
CRG Self Clock Mode	CRGINT (SCMIE)	I	FFC4, FFC5	3E44, 3E45
CRG Lock	CRGINT (LOCKIE)	I	FFC6, FFC7	3E46, 3E47
Pulse Acc B Overflow	PBCTL (PBOVI)	I	FFC8, FFC9	3E48, 3E49
Mod Down Ctr UnderFlow	MCCTL (MCZI)	I	FFCA, FFCB	3E4A, 3E4B
Port H	PTHIF (PTHIE)	I	FFCC, FFCD	3E4C, 3E4D
Port J	PTJIF (PTJIE)	I	FFCE, FFCF	3E4E, 3E4F
ATD1	ATD1CTL2 (ASCIE)	I	FFDO, FFD1	3E50, 3E51
ATDO	ATDOCTL2 (ASCIE)	I	FFD2, FFD3	3E52, 3E53
SCI1	SC1CR2	I	FFD4, FFD5	3E54, 3E55
	(TIE, TCIE, RIE, ILIE)			
SCIO	SCOCR2	I	FFD6, FFD7	3E56, 3E57
	(TIE, TCIE, RIE, ILIE)			
SPIO	SPOCR1 (SPIE)	I	FFD8, FFD9	3E58, 3E59
Pulse Acc A Edge	PACTL (PAI)	I	FFDA, FFDB	3E5A, 3E5B
Pulse Acc A Overflow	PACTL (PAOVI)	I	FFDC, FFDD	3E5C, 3E5D
Enh Capt Timer Overflow	TSCR2 (TOI)	I	FFDE, FFDF	3E5E, 3E5F
Enh Capt Timer Channel 7	TIE (C7I)	I	FFEO, FFE1	3E60, 3E61
Enh Capt Timer Channel 6	TIE (C6I)	I	FFE2, FFE3	3E62, 3E63
Enh Capt Timer Channel 5	TIE (C5I)	I	FFE4, FFE5	3E64, 3E65
Enh Capt Timer Channel 4	TIE (C4I)	I	FFE6, FFE7	3E66, 3E67
Enh Capt Timer Channel 3	TIE (C3I)	I	FFE8, FFE9	3E68, 3E69
Enh Capt Timer Channel 2	TIE (C2I)	I	FFEA, FFEB	3E6A, 3E6B
Enh Capt Timer Channel 1	TIE (C1I)	I	FFEC, FFED	3E6C, 3E6D
Enh Capt Timer Channel 0	TIE (COI)	I	FFEE, FFEF	3E6E, 3E6F
Real Time	CRGINT (RTIE)	I	FFF0, FFF1	3E70, 3E71
IRQ	IRQCR (IRQEN)	I	FFF2, FFF3	3E72, 3E73
XIRQ	(None)	Х	FFFF, FFFF	3E74, 3E75
SWI	(None)	(None)	FFF6, FFF7	3E76, 3E77
Unimplemented Instruction	(None)	(None)	FFF8, FFF9	3E78, 3E79
COP Failure	COPCTL	(None)	FFFA, FFFB	3E7A, 3E7B
	(CR2-CR0 COP Rate Select)			
COP Clock Moniotr Fail	PLLCTL (CME, SCME)	(None)	FFFC, FFFD	3E7C, 3E7D
Reset	(None)	(None)	FFFE, FFFF	3E7E, 3E7F

# Commonly Used Interrupt Vectors for the MC9S12DP256

#### EE 308

## EXCEPTIONS ON THE MC9S12

- Exceptions are the way a processor responds to things other than the normal sequence of instructions in memory.
- Exceptions consist of such things as Reset and Interrupts.
- Interrupts allow a processor to respond to an event without constantly polling to see whether the event has occurred.
- On the MC9S12 some interrupts cannot be masked these are the Unimplemented Instruction Trap and the Software Interrupt (SWI instruction).
- XIRQ interrupt is masked with the X bit of the Condition Code Register. Once the X bit is cleared to enable the XIRQ interrupt, it cannot be set to disable it.
  - The XIRQ interrupt is for external events such as power fail which must be responed to.
  - The Dragon12-Plus board uses the XIRQ interrupt so you can abort out of a program which is running in an infinite loop
- The rest of the MC9S12 interrupts are masked with the I bit of the CCR.
  - All these other interrupts are also masked with a specific interrupt mask. For example, the Timer Overflow Interrupt is masked with the TOI bit of the TSCR2 register.
  - This allows you to enable any of these other interrupts you want.
  - The I bit can be set to 1 to disable all of these interrupts if needed.

## USING INTERRUPTS ON THE MC9S12

What happens when the MC9S12 receives an unmasked interrupt?

- 1. Finish current instruction
- 2. Push all registers onto the stack
- 3. Set I bit of CCR
- 4. Load Program Counter from interrupt vector for particular interrupt

Most interrupts have both a specific mask and a general mask. For most interrupts the general mask is the I bit of the CCR. For the TOF interrupt the specific mask is the TOI bit of the TSCR2 register.

Before using interrupts, make sure to:

- 1. Load stack pointer
  - Done for you in C by the CodeWarrior startup code.
- 2. Write Interrupt Service Routine
  - Do whatever needs to be done to service interrupt. Keep it short do not do things which take a long time, such as a printf(), or wait for some external event.
  - Clear interrupt flag
  - Exit with RTI
    - Use the **@interrupt** function of the Cosmic C compiler
- 3. Load address of interrupt service routine into interrupt vector
- 4. Do any setup needed for interrupt
  - For example, for the TOF interrupt, turn on timer and set prescaler
- 5. Enable specific interrupt
- 6. Enable interrupts in general (clear I bit of CCR with cli instruction or enable() function

Can disable all (maskable) interrupts with the sei instruction or disable() function.